m68mpb916y3 mcu personality board user`s manual
Contents
1. Figure 2 1 MPB Jumper Headers and Insertion Point Location Diagram top view M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc A MOTOROLA HARDWARE PREPARATION AND INSTALLATION Table 2 1 Jumper Header Types Jumper Header Symbol Description Type two pin with cut trace H Two pin jumper header with cut trace short designated as WX short X the jumper header number After removing the cut trace short use a fabricated jumper to return the jumper header to its factory default state three pin Three pin jumper header designated as WX X the jumper header number Use a fabricated jumper to create a short between two of the three pins of the jumper header Table 2 2 MPB Jumper Header Descriptions Jumper Header Type Description W1 1 Jumper between pins 1 and 2 factory default selects the MPB on board 2 crystal clock source 3 Jumper between pins 2 and 3 selects an external clock source as the MCU EXTAL input signal W2 1 Jumper installed or cut trace short intact factory default selects the on board 2 VDDA power source On Q N Q N Q N M68MPB16Y3UM D No jumper or cut trace short use an external power source by connecting an external power source to W2 pin 2 NOTE Jumper header W2 is not populated by the factory Jumper installed on pins 1 a2. pre informat or NOILVYENAD VWSSA WddA ATNGOW OdV ayaa aLiwaga INWVI RSSA 0 DL a te AGE EL PS9 anor i zo dl EAT ZST NOILVYSNHD ISSA IGGQA YOLYTTIOSO ANY NOW 40 HAGA AOA O NITENODHA UND ANW AS 8 dO LASHS gt TV9 lt ro9 lt Ta9 gt Td9 gt Td9 gt rO99 lt gt p09 lt gt p99 lt gt Td9 lt Ta9 gt TO9 gt TWL lt gt T49 gt TWL lt gt T4g9 gt TaLl gt pa9 gt PWL lt gt 709 v66T FI 90 01 LT AON NUL dHIAICON LSVT MLOSO6HSVEO DEA9 TAN ABVAHO Y on OMG quvog TLLAZO d 9 Td LOYNNOOYALINI HdOdd HAILOY YWINCON TWwixa ram INOXTO AZJA OSL Lda xada 4DI SE SO80 TOGA NY JDL S8 S080 TOSd Nu TAdA ada LIS x LTWH ISa osa AGLSA SOd x1TSOd ATOZL lt 0 ST gt AdL gt gt lt q lt lt p lt P lt P gt lt lt P lt P 8 LOOgSO oso T WSO Z 3S9 ddA dda a UND UND INOXTD UND IND IVIX3 IND CVATE UND UND 6 AA OU a x lt 0 gt lt T gt SO lt Z gt 89 x lt gt S9 lt p gt x lt G gt S9 x lt 9 gt S9 x lt L gt S9 lt B gt lt 6 gt S lt 0T gt S9 1777711717
3. lt gt Tap Isa zHd THd gt a ylooaso lt FHL YOA ds IIIA x03MOVSG gt vadbp lt 0 0l gt S9 LAADOS HHS WYTO sd aadA lt TAL gt pdS lt 8L gt W IDIYWYA qaqa lt 0 ST gt d aadA EXA 4340A AOVAYJALNI WIOS Sa CANMTNOMODG da AAAAAADADADAADRA TMOWSG IITA AS tn AS IOTA 8 dO L Lad MLOSO6HSVEO ON DMA qdavod TLLdad GI ALITVWNOSYdd SNMOC TINd SAM TINA ZT ON T_x lt gt OuT SI x lt 9 gt 0YI e HT PT x lt p gt 08T lt gt T49 lt gt Tap lt gt 04T I x lt Z gt 0uT b lt T gt 0uI lt gt Td9 lt gt Tar lt 0 GT gt AdL pI gt NAl Nal lt g T gt NdL gt 0d1 lt zTI gt DdL gt OdL lt TT gt NdL gt 0d1 QT gt NAL p gt 0A1 lt gt NdL lt z gt MdlL lt gt Td9 lt gt Tds lt T gt NdL lt gt Ta9 lt gt Tds lt 0 gt NdL N lt gt Td9 lt gt Tds A A AA VV lt vOv Twa A Vv lt T49 YWMa AA A VV v Sa TH Sd ta Sd s s CL UD LV UD VO UV UU TO TO WO MO O MD WO lt Td9 gnma A A lt ta widd A wy gt O o re A lt gt Td9 lt gt POP 90 POI A
4. LO08SO lt 0 01 gt SO5 MTOd aWMd WWMd IVd ZA NOVA G GZ UND WSSA T 6 S90 p91I po0 20 oo G 0 azao eN amO lt 0 gt MdlL I m a ed Sid IdVNW TOO or a AL col TOL lt L gt NY lt 9 gt NY RRR AA MARAE TYA IdvW HYA Idvw lt Ta9 lt gt Td9 gt Td9 gt TOL lt THa9 lt Td9 gt Td9 gt TOL lt gt Td9 lt gt TO9 lt gt TO9 lt gt TO9 lt gt TO9 lt gt TO9 lt gt TO9 lt gt TO9 gt Tde gt rvg9 gt Tde gt p89 gt vde gt paE 8 JO G 199 v66T 81 90 01 LT AON NUL dHTATUON LSVT MLOSO6GHSVEO DEA9 TEN ABVAHO Y ON DMA davod ILLOHO vd 9 Cd IOANNOOJHALNI ddOdd AAILOV YVWIACON UND A 4D1 S8 S090 T0Sd NY 4D1 S8 S090 T0Sd NY REA HHHHHHHH AA OUR AAA UND LN vada x lt L gt OAI AJASSA M 4 TZIS OZIS SY Sa HHHHHHH GAO N AN A Freescale Se WSSA gt pa9 gt TdEe lt
5. A A VV VV VV VV A or A IA9IOH89OW E T 9M TA9T60H890N MOZZ lt Td9 gt pds lt 0 8l gt Y ee lt T OT gt Y ONISN XAH60T TA9T6DH89DN 3 XHHB8OT TAQTOH89OW AdOD ALITWNOSHAd NOW 8 40 8 1393 v66T SH 0 8T GT AON ONL GHIAIGOW LSVT MLOSO6HSVEO DEA9 TAN AYAS Y ON DMA qdavod TLLQJ9 SiONadaidid SSOYO TENIS gt paL lt gt TEY lt gt TES VaXL gt 1d9 lt T8p OSL gt PWL lt gt b09 lt gt TOp lt 0 ST gt Nal gt TEL gt pd9 lt TOp WIOTL gt paL lt gt TEY lt gt TES SS lt gt p99 lt gt rOS 1ZIS lt gt pd9 lt gt rOS 0ZIS lt gt Td9 lt gt Tas XOS lt gt Td9 lt gt Tas aaxa lt gt Td9 lt gt Tas YAXA gt POL lt gt pos x ONY lt gt p99 lt gt TEp x LISHY lt b99 gt POG x M 4 gt TOL lt T 9 gt vap ama gt TOL lt T 9 gt vOV WWMd gt TWL lt gt Ta9 lt gt TED zsod gt TWL lt gt TE9 lt gt Tap Tsod gt TOL gt 1d9 lt vap MIDA gt TOL gt 1d9 lt vop IVa gt POL lt gt T29 lt gt pop roo gt POL lt gt TD9 lt gt pop goo gt POL lt gt 109 lt gt vop zoo gt POL lt gt T29 lt gt bOF T20 gt paL lt gt TEY lt gt TES ISON gt paL lt gt TE9Y lt gt TES OSIN lt vOv gt vae TEA 1 YN lt vOv gt vae HWA IdVNW gt TW9 lt IVD TYIXH IdYW lt gt pd9 lt gt pas x lt T L gt OUI lt gt Td9 lt gt rOP G90 POI lt gt 199
6. AA MOTOROLA Below is the MPBY3 ICD initialization macro program listing symbol SCIMCR FFAOO symbol SYNCR FFA04 symbol CSBARBT FFA48 symbol CSORBT FFA4A symbol START 00200 dmmw SCIMCR 40CF dmmw SYNCR BOOO watchdog dmmw CSBARBT 0003 dmmw CSORBT 7830 mdf6 START pk 0 a AA b BB e 0000 ix 0000 iy 0000 iz 0000 hr 0000 ir 0000 k 0000 sp 03fe sk 1 mbol RAMBA H FFI n K mbol RAM mw RAMBAH nmb RAMMCR 1 10000 10004 10008 1000C 10010 3 lt CR FF 0001 00 10014 B04 BOO 4D6F746F 726F6C61 20363848 43313620 41647661 6E636564 10018 20204 1001C ml 10020 mdf3 10000 ip START 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 6 D4 3 55732020 36384 184 3 Set module mapping to FFF000 FFFFFF Set system clock frequency to 16 78 MHz Disable the watcdog timer Change CSBOOT block size to 64K Change wait state to zero Display program in PMM window Initialize CPU registers Initialize the stack pointer Set SRAM base address Enable SRAM array Check SRAM write Motorola 68HC16 advanced MCUs Display SRAM in DMM window Start entering your program here M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA M
7. For More Information On This Product Go to www freescale com v66T S0 8S LT ST AON SBNI dHIAICON LSYT MLOSO6GHSVEO DEA9 TEN ABVAHO Y 76 TI ZO TEE ON DMA qavoa 112039 azis alwd Y4AYJT Logaroud v6 TT ZO HOT A 9 T q dw aLvd AAANTINA NOISAC v6 TT ZO Vs SEL8L SVXHL NILSnV IS4M HAING NONNVO INVITTIIM TOS9 anoY9 SHIDOTONHOHAL AYJONHN GNV YOSSHOOUdOMDIN NIGUGH GHaIUOSAG LInOWIO YO Londodd ANY 40 YSN YO NOIIVOITAdY HHL 40 INO SNISIWV ALITIAGVIT a ANY HNASSY LON SHOA WIOJOLON NOISHd YO NOILONNA ALITIAVITAY HAOYdNT OL NIA4HH SLONdGOUd ANW OL HOILON YAHL4NA INOHLIM SuSNVHO AHAVN OL LIH9IY HL SHAYHSHY WIOJOLON O Y E Q Q da u SHONSYEARY SSOD TVNDIS qI ALITVNOSYEd SNMOGTINd SdATINd MOOTO 3 NON qua vO ST TT 2824 9 xIS2d OL SaNTIna quqqvV pd 9 lt d LIOANNOOYALNI HgOYd WALLOV YVINGOW d 9 Td LOUNNOOUEINI Hg0OYd HATLOY YVINGOW H T v6 TT ZO ASVH THEY TYNIDIYJO SYHLTIA TYNDIS 9 HHMOd NVHTO SWOLIOVdVO SSWdAd SALON SAIWIS NOILISIAJY 9 AILIL SNOISIAHY SIN4LINOO 40 HIAVIL adao dd Y aLva NOILdIadosad TIN JO LO VO CO P66T v0 8T ST AON BNI dHIAICON LSYT MLOSO0O6HSVEO DEA9 TAN AYAS Y ON DMA qdavod TLLQJ9 OLA SOI NId 0Z TI SOI NId 9T JT SOI NId fT 1 SOI NId 8
8. START GUIDE 3 3 2 Personal Computer BDM Connection Personal computer communication with the MEVB requires background debug mode BDM hardware Connect your BDM hardware between your computer s I O port and the BDM header on the MPFB MPFB connector J6 The drawing below shows signal assignments for connector J6 For additional information about your BDM software hardware including debugging and assembly information see the appropriate user s manual J6 DS 1 2 BERR GND 3 4 BKPT GND 5 6 FREEZE RESET 7 8 DSI 5Vdc 9 10 DSO 3 4 SOFTWARE INSTALLATION After you have set up the MEVB hardware you must install the software on your computer Follow the installation procedure in the appropriate software operations manual The MCU must be initialized before the MEVB will function The following is one possible initialization for the MPB16Y3 You may adapt this example to your debugger This initialization enables the maximum system clock frequency and disables the software watchdog while enabling the bus monitor CSBOOT is set to zero wait state and the block size set to 64K starting at 00000 The SRAM is enabled to reside at 10000 with the stack pointer initialized at 103FE and the instruction pointer IP initialized to 00200 PK 0 IP 200 Load your program at address 00200 M68MPB16Y3UM D 3 5 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MEVB QUICK START GUIDE
9. Sudden power surges could damage MEVB integrated circuits To install the MPB on the MPFB refer to Figure 2 2 1 Inspect all connectors for bent or damaged pins 2 Align the MPB reference mark with the MPFB reference mark 3 Rotate the MPB until the four MAPI bus connectors on its bottom mate with the MAPI bus connectors on the top of the MPFB There is only one way to connect the MPB and the MPFB 4 Firmly press the MPB onto the MPFB CAUTION Support the bottom side of MPFB when installing the MPB on the MPPB Excessive flexing of the MPFB could damage the printed circuit M68MPB16Y3UM D 2 11 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc HARDWARE PREPARATION AND INSTALLATION AA MOTOROLA OVERLAY SY BACKGROUND MODE CONNECTOR SERIAL MODE CONNECTOR Figure 2 2 MPB MPFB Interconnection with SDI interface connector After you have installed the MPB install the plastic overlay on the MPFB place the overlay over logic analyzer connectors J12 through J20 and press down Holes in the overlay slide down over plastic clips on the MPFB These clips hold the overlay in place 2 12 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA HARDWARE PREPARATION AND INSTALLATION 2 4 MPB MMDS INSTALLATION The M68MMDS1632 Motorola Modular Development System MMDS consists of the
10. an external device has assumed bus mastership CSE EMULATOR CHIP SELECT Output signal that selects external emulation devices at internally mapped addresses CSE is used to emulate I O ports 20 GND GROUND Table 4 7 Logic Analyzer Connector J13 Pin Assignments Pin Mnemonic Signal 1 5V 5 VDC POWER Input voltage 5 Vdc 1 0 A used by the MEVB logic circuits To make this pin no connection remove the jumper from header on the MPFB 2 SPARE No connection 3 DSACK1 DATA AND SIZE ACKNOWLEDGE 1 Active low input signal that allows asynchronous data transfers and dynamic bus sizing between the MCU and external devices Not connected pulled high through a resistor on the MPB 5 HALT HALT Active low input output signal that suspends external bus activity to request a retry when used with BERR or for single step operation ADDRESS STROBE Active low output signal that indicates that a valid address is on the address bus DATA STROBE Active low output signal During a read cycle indicates that an external device should place valid data on the data bus During a write cycle indicates that valid data is on the data bus 4 PULL UP o gt O 4 6 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA MEVB SUPPORT INFORMATION Table 4 7 Logic Analyzer Connector J13 Pin Assign
11. connectors on the top of the TCB There is only one way to connect the MPB and the TCB Firmly press the MPB and the TCB together 3 Rotate the PPB until the four MAPI bus connectors on its top mate with the MAPI bus connectors on the bottom of the TCB There is only one way to connect the PPB and the TCB Firmly press the PPB and the TCB together M68MPB16Y3UM D 2 13 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc HARDWARE PREPARATION AND INSTALLATION AA MOTOROLA 4 Connect one end of the 01 RE90341W01 REV 0 active probe cable to connector P6 on the MMDS control board connect the other end to connector J6 on the TCB Connect one end of the 01 RE90340W01 REV 0 active probe cable to connector P5 on the MMDS control board connect the other end to connector J5 on the TCB Secure the connector clamps on TCB connectors J5 and J6 The active probe is now ready to connect to the target system refer to the PPB configuration guide for information on connecting the active probe to the target system ACTIVE PROBE CABLES ee ee TO THE STATION MODULE gt Pa E MAPI Ps PACKAGE PERSONALITY BOARD RIGID FLEX CABLE VA TQSOCKET w GUIDE PINS i ee TQPACK Via Figure 2 3 Active Probe Interconnection with Active Probe Box 2 14 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Free
12. tested and is shipped with installed jumpers A jumper installed on a jumper header provides a connection between two points in the MPB circuit There are two types of jumper headers on the MPB three pin and two pin with a cut trace short A cut trace short has a copper trace between the feed through holes bottom or solder side of the MPB Table 2 1 describes each type of jumper header There are five jumper headers on the MPB Table 2 2 is a quick reference guide for the jumper headers These jumper headers may be re configured to customize MPB functionality The following paragraphs are a detailed description of each jumper header function There is also an insertion point E1 for connecting an external ground Figure 2 1 shows the location of the MPB jumper headers and the insertion point NOTE Verify that all socketed parts are seated in their sockets M68MPB16Y3UM D 2 1 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc HARDWARE PREPARATION AND INSTALLATION AA MOTOROLA 2 2 CAUTION Depending on the application it may be necessary to cut the wiring trace short cut trace short on W2 Be careful not to cut adjacent PCB wiring traces or too deep on the multi layer circuit board NOTE If the cut trace short on a jumper header is cut a user supplied fabricated jumper must be installed on the jumper header to return the MPB to its default setting
13. timer counter TCNT and TOC1 comparator register contain the same value 4 9 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MEVB SUPPORT INFORMATION AA MOTOROLA Table 4 10 Logic Analyzer Connector J16 Pin Assignments continued Pin Mnemonic 9 OC2 OUTPUT COMPARE 2 Output signal that is generated when the GPT timer counter TCNT and TOC2 comparator register contain the same value 10 OC3 OUTPUT COMPARE 3 Output signal that is generated when the GPT timer counter TCNT and TOC3 comparator register contain the same value 11 OC4 OUTPUT COMPARE 4 Output signal that is generated when the GPT timer counter TCNT and TOC4 comparator register contain the same value 12 IC4 INPUT CAPTURE 4 Input signal that latches the contents of the GPT timer counter TCNT into the input capture register TIC4 when a selected edge occurs at the pin OC5 OUTPUT COMPARE 5 Output signal that is generated when the GPT timer counter TCNT and TOC5 comparator register contain the same value 20 GND GROUND Table 4 11 Logic Analyzer Connector J17 Pin Assignments Pin Mnemonic Signal 1 4 SPARE No connection 5 VSSA A D GROUND A D ground reference 6 11 AN5 ANO ANALOG TO DIGITAL CONVERSION 5 0 Analog input lines to the MCU device 12 VRH VOLTAGE REFERENCE HIGH Input reference supply voltage high line mu
14. 0 G gt NY d SNd IdYH x OWN OHAV TMOWSd Pura rr A ONOWSU gt TV9 lt gt pd9 gt bYL lt gt pd9 gt vdL lt ro9 lt gt p99 lt gt pd9 lt gt pd9 lt gt pd9 pre informati gt rvOL gt rvOL or lt gt pd9 lt gt pd9 lt gt pd9 lt Ta9 lt TdL 8 JO 9 L4dHS ATEISSOd SY SNId NOW OL 4SOTO SY DIX 9 NASGGA NAAMIJE dVO AHL SHOVTd T HLON MLOS0O6GHSVEO ISSA oN OMG quvod ILLAS dvd aALIddda NASSSA TAs MOOTO NOW ZT DAX Sdarq SNVO NId PT YO 8 YO LAMOOS dId NId FT OSOTWLX Au ISSA TWLXANON ISSA ISSA La ISSA NASSSA DAX NAS UA ATICON lt TWp IWLXd Idvw lt bas vada lt W TddA gt paL lt gt TdS WaxL gt Tal lt gt TSS Waxed gt THL lt gt TdS gdaxL gt Tal lt gt Tgs adxu gt IWL lt gt Tap cSod gt TWL lt gt Tap TSOd gt paL lt gt Tds SS gt paL lt gt T4S MOS gt paL lt gt Td ISOW gt paL lt gt Tds OSIW YSSA lt O L gt N lt p lt TOS LWOVd LNY 9VqV4 9NV SVqVd4 SNV ywdvd PNv VqVd4 NV ZWOVd ZNV TWOVd INW OVdVd4 0NV THA HYA Wada NO ddA NO ddA goo ZOADAH ddxu pOWd Z80d 1SOd ps 70594 sad TSOW 7IHONdL setendt OSIN ETHONdL eN
15. 09 282 2300 SINGAPORE 65 4818188 SPAIN Madrid 34 1 457 8204 SWEDEN Solna 46 8 734 8800 SWITZERLAND Geneva 41 22 799 11 11 Zurich 41 1 730 4074 TAIWAN Taipei 886 2 717 7089 THAILAND Bangkok 66 2 254 4910 UNITED KINGDOM Aylesbury 441 296 395 252 UNITED STATES Phoenix AZ 1 800 441 2447 For a list of the Motorola sales offices and distributors http www mcu motsps com sale_off html M68MPB16Y3UM D For More Information On This Product 1 3 Go to www freescale com Freescale Semiconductor Inc GENERAL INFORMATION AA MOTOROLA 1 4 For More Information On This Product M68MPB16Y3UM D Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA HARDWARE PREPARATION AND INSTALLATION CHAPTER 2 HARDWARE PREPARATION AND INSTALLATION 2 1 INTRODUCTION This chapter provides unpacking instructions hardware preparation information and installation instructions for the MPB When you unpack the MPB from its shipping carton verify that all items are in good condition Save packing material for storing and shipping the MPB NOTE Should the MPB arrive damaged save all packing material and contact the carrier s agent 2 2 HARDWARE PREPARATION This portion of the manual explains how to prepare the MPB before use as well as how to configure the MPB for system operation MPB installation in the MMDS and MEVB are also described The MPB has been factory
16. 1 2 pa A E Bes 2 3 2 2 MPB Jumper Header Descriptions A A A a ct 2 3 3 1 MPFB Quick Start Jumper Header Configuration nono n non ncnnnos 3 2 4 1 Logic Analyzer Connector J7 Pin Assignments 4 2 4 2 Logic Analyzer Connector J8 Pin Assignments a 4 2 4 3 Logic Analyzer Connector J9 Pin Assignments a 4 3 4 4 Logic Analyzer Connector J10 Pin Assignments a 4 3 4 5 Logic Analyzer Connector J11 Pin Assignments a 4 4 4 6 Logic Analyzer Connector J12 Pin Assignments nono nonnnncnnn ccoo anno 4 4 4 7 Logic Analyzer Connector J13 Pin Assignments a 4 6 4 8 Logic Analyzer Connector J14 Pin Assignments 4 8 iv For More Information On This Product M68MPB16Y3UM D Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA CONTENTS TABLES continued 4 9 Logic Analyzer Connector J15 Pin Assignments 4 9 4 10 Logic Analyzer Connector J16 Pin Assignments a 4 9 4 11 Logic Analyzer Connector J17 Pin Assignments a 4 10 4 12 Logic Analyz
17. 68HC916Y3 MCU The drawing below shows the factory configuration fabricated jumper on pins and 2 Use this configuration when an M68HC16Y3 MCU is installed on the MPB To use the MPB with an M68HC916Y3 MCU installed place the fabricated jumper on 2 and 3 W6 NOTE These jumper settings only apply to when using the M68HC916Y3 MPB in an MMDS1632 2 2 8 VSSA Insertion Point El Insertion point El is a plate through hole that lets you connect an external ground to the MPB VSSA pin refer to paragraph 2 2 2 Insert an external ground wire in El and solder it into the plate through hole NOTE Insertion point El is not populated by the factory 2 10 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA HARDWARE PREPARATION AND INSTALLATION 2 3 MEVB CONFIGURATION The MEVB contains e MPB MCU device specific board that defines the MCU to be evaluated e M68MPFB1632 Modular Platform Board MPFB which provides the interface connections to the host computer logic analyzer connections and the platform for installing the MPB For more information about the MPFB and MEVB system connections refer to the M68MPFB1632 Modular Platform Board User s Manual M68MPFB1632 D Chapter 3 of this manual contains information to help you get started using your MEVB CAUTION Turn OFF MPFB power when installing the MPB on the MPFB or removing the MPB from the MPFB
18. 7 OL GHITdd SI GNNOYD AATATOHAS ASIMUYAHI SNOT OLH SOI NId 0Z TIV HO 02 d SOI NId 9T IVY 40 d SOI NId FI TTW do d SOI NId 8 TTIW 40 8 d OL GHITdd SI ODA CHIAIOdS ASIMYAHLO SSHINA SNOILWOOT ODA INANI INOZ inazno e _ 18388 lt gt LO S SMOTTIOWN SV SI SHONGdaada LAAHS OL LAAHS YOA AdOO ADOTO8NAS MOOTA DIDOT JO NOILd8 HOXH AHL HLIM NOISIAYUY INASEND SNOTIVOIATOHAS HLNLIISNI SOAVUNVIS TIVNOLLVN NVOITYYNY HLIM SONWCYOOOW NI WWYOVIdC LAYddaLNI STWNOIS CHaOLOYA SALONA lt gt WNOIS MOT HAILOW SHLONHG x HOWSN IOEWAS TWIOdS aed nN LOVAOANVN HHL HLIM SHIYVA YXEWAN AHL X INO dadada YOA SI YHAaWAN AdAL HOIA O pre informati or H LOHMNNOO ATIVOIALO JT HAV OILVNIGNOO YALL4I YO dalla YNVS HHL HLIM d4d09 SANIT QAALdANYAHILNI Od HWV SHOVITIOA TTIW dO NI dav SW OLIOVdVO TTIW LLVM 8 T HO NI WWV SIOLSISHS TIV CHATATOHdAS ASIMAAHLO SSHINN eL SALON 8 JO LG v66T TT 90 0T LT AON NUL dHTATUON LSVT MLOSO6HSVEO DEA9 TEN AYAS Y ON DMA qdavod ILLOHO SYHLTIA TYUNDIS 9 YEMOd NVETO SYOLIOWdWO SSWdAd lt TOS lt vOv LTId TUNDIS DOTUNY INdON OdV dvd aALIddda T FOF NOILOATHS THA 9 HAA VT F SINGOW DAY CAYOS NO HOVWL 1nd
19. D GND CLKOUT GND 5V Figure 5 4 MAPI Interface Connector P3 Pin Assignments 5 4 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA MAPI SUPPORT INFORMATION 5V 1 2 5V GND 3 mu 4 DO Di 5 6 D2 D3 7 8 D4 D5 9 10 D6 D7 11 12 GND D8 13 14 D9 D10 15 16 D11 D12 17 18 D13 D14 19 mm 20 D15 GND 21 mm 22 GND AO 23 m mi 24 GND DSACKO 25 mom i 26 GND DSACK1 27 mom 28 GND PULL UP 29 mm 30 GND PULL UP 31 mom 32 GND DS 33 mom 34 GND AS 35 mom 36 GND SIZO 37 mom 38 GND SIZ1 39 mm 40 GND RW 41 mm 42 GND FASTREF 43 mm 44 GND IRQ1 45 mm 46 GND IRQ2 47 mm 48 GND IRQ3 49 8 50 GND IRQ4 51 52 GND IRQ5 53 54 GND IRQ6 55 56 GND IRQ7 57 58 GND 5V 59 m m 60 VPP4 Figure 5 5 MAPI Interface Connector P4 Pin Assignments M68MPB16Y3UM D 5 5 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MAPI SUPPORT INFORMATION AA MOTOROLA 5 6 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA SCHEMATIC DIAGRAMS CHAPTER 6 SCHEMATIC DIAGRAMS 6 1 INTRODUCTION This chapter contains the M68MPB916Y3 MCU Personality Board MPB schematic diagrams These schematic diagrams are for reference only and may deviate slightly from the circuits on your MPB M68MPB16Y3UM D 6 1
20. ES RN ES NM I AG Re 3 1 3 2 CONFIGURING THE MPB unas 3 1 3 3 CONFIGURING THE MPEB na ateen n ida 3 1 3 31 MPEB Memory Der Ad A ie ee 3 1 322 MPEB Jumper He a EE 3 2 3 4 MEVB INSTALLATION INSTRUCTIONS a 3 3 3 4 1 Power Supply MPFB Connection a 3 4 3 4 2 Personal Computer BDM Connection a 3 5 3 5 SOFTWARE INSTALLATION a a sa a io 3 5 M68MPB16Y3UM D For More Information On This Product ii Go to www freescale com Freescale Semiconductor Inc CONTENTS AA MOTOROLA CHAPTER 4 MEVB SUPPORT INFORMATION AR INTRODUCTION a aida 4 1 CHAPTER 5 MAPI SUPPORT INFORMATION al INTRODUCTION k E ah ka TE AE aa 5 1 CHAPTER 6 SCHEMATIC DIAGRAMS 6 1 INTRODUCTION an Ruas E E ele ua Sek al tla a 15 SR 6 1 FIGURES 2 1 MPB Jumper Headers and Insertion Point Location Diagram top vlew 2 2 3 1 MAPI Interface Connector Layout a 5 1 5 2 MAPI Interface Connector P1 Pin Assignments 5 2 5 3 MAPI Interface Connector P2 Pin Assignments 5 3 5 4 MAPI Interface Connector P3 Pin Assignments a 5 4 5 5 MAPI Interface Connector P4 Pin Assignments 5 5 TABLES LA MPB PO e led
21. FORMATION 5 1 INTRODUCTION The information in this chapter is relevant when the MPB is to be installed on a target system The figures in this chapter show the MAPI interface connector layout and pin assignments for MPB connectors P1 P2 P3 and P4 The connectors required to interface to the MAPI bus are 2 Robinson Nugent 2 X30 plugs PSOL 060P AS TGF 2 Robinson Nugent 2 X40 plugs PSOL 080P AS TGF b o i 2 500 1 1 250 0900 A Figure 5 1 MAPI Interface Connector Layout M68MPB16Y3UM D 5 1 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MAPI SUPPORT INFORMATION AA MOTOROLA VRH VRL AN6 AN7 VSSA IC1 IC2 IC3 OC1 OC2 OC3 OC4 IC4 OC5 PAI PWMA PWMB PCLK GND GND GND GND GND GND GND GND GND GND A23 CS10 A22 CS9 A21 CS8 A20 CS7 A19 CS6 FC2 CS5 FC1 FCO CS3 BGACK CSE BG CSM BR CS0 CSBOOT 5V Noo 11 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 VSSA VSSA VSSA VSSA VSSA GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND VPP1 Figure 5 2 MAPI Interface Connector P1 Pin Assignments M68MPB16Y3UM D For More Information On This Product Go to www f
22. Freescale Semiconductor Inc M68MPB916Y3UM D March 1998 M68MPB916Y3 MCU PERSONALITY BOARD USER S MANUAL MOTOROLA INC 1998 All Rights Reserved For More Information On This Product Go to www freescale com Freescale Semiconductor Inc Motorola reserves the right to make changes without further notice to any products herein to improve reliability function or design Motorola does not assume any liability arising out of the application or use of any product or circuit described herein neither does it convey any license under its patent rights nor the rights of others Motorola products are not designed intended or authorized for use as components in systems intended for surgical implant into the body or other applications intended to support or sustain life or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur Should Buyer purchase or use Motorola products for any such unintended or unauthorized application Buyer shall indemnify and hold Motorola and its officers employees subsidiaries affiliates and distributors harmless against all claims costs damages and expenses and reasonable attorney fees arising out of directly or indirectly any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part Mot
23. LL O PRU OUTPUT ENABLE Input active high when low disables all PRU outputs 4 11 PEPAR7 PEPAR OUTPUTS Output signals that show the PEPARO complement negated contents of the PEPAR register 12 19 PE7 PEO PORT E I O SIGNALS PRU replacement of the Port E function 20 GND GROUND Table 4 2 Logic Analyzer Connector J8 Pin Assignments Pin Mnemonic Signal 1 2 SPARE No connection 3 OE ABG O PRU OUTPUT ENABLE Input active high when low disables port A port B and port G outputs 4 11 PA7 PAO PORT A I O SIGNALS PRU replacement of the Port A function 12 19 PB7 PBO PORT B I O SIGNALS PRU replacement of the Port B function 20 GND GROUND 4 2 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA MEVB SUPPORT INFORMATION Table 4 3 Logic Analyzer Connector J9 Pin Assignments Pin Mnemonic Signal 1 2 SPARE No connection 3 OE H O PRU OUTPUT ENABLE Input active high when low disables the port H outputs 4 11 PH7 PHO PORT H I O SIGNALS PRU replacement of the Port H function 12 19 PG7 PGO PORT G I O SIGNALS PRU replacement of the Port G function 20 GND GROUND Table 4 4 Logic Analyzer Connector J10 Pin Assignments Pin Mnemonic 1 5V 5 VDC POWER Input voltage 5 Vdc 1 0 A use
24. NOWLEDGE 0 Active low input signal that allows asynchronous data transfers and dynamic bus sizing between the MCU and external devices FC2 CS5 FUNCTION CODE 2 Output signal that identifies the processor state and address space of the current bus cycle CHIP SELECT 5 Output signal that selects peripheral or memory devices at programmed addresses 14 FC1 FUNCTION CODE 1 Output signal that identifies the processor state and address space of the current bus cycle 15 FCO CS3 FUNCTION CODE 0 Output signal that identifies the processor state and address space of the current bus cycle CHIP SELECT 3 Output signal that selects peripheral or memory devices at programmed addresses 16 SIZ1 TRANSFER SIZE Active high output signals that Indicates the number of bytes to be transferred during a bus cycle 17 13 SIZO TRANSFER SIZE 0 Active high output signals that Indicates the number of bytes to be transferred during a bus cycle M68MPB16Y3UM D 4 5 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MEVB SUPPORT INFORMATION AA MOTOROLA Table 4 6 Logic Analyzer Connector J12 Pin Assignments continued Pin Mnemonic 18 R W READ WRITE Active high output signal that indicates the direction of data transfer on the bus 19 BGACK BUS GRANT ACKNOWLEDGE Active low input signal that indicates that
25. OTOROLA MEVB SUPPORT INFORMATION CHAPTER 4 MEVB SUPPORT INFORMATION 4 1 INTRODUCTION The information in this chapter is relevant when the MPB is used in an MEVB the MPB installed on a MPFB Signals on the MPFB logic analyzer connectors are defined by the MPB type The tables of this chapter describe MPFB logic analyzer connector signals when an M68MPB9916Y3 is installed on the MPFB The signal descriptions on J12 J20 are the logic analyzer pin outs on the plastic overlay supplied with the MPB NOTE The signal descriptions in the following tables are for quick reference only The MC68HC916Y3 User s Manual MC68HC916Y3UM AD contains a complete description of the MC68HC916Y3 MCU signals Also contained in this chapter are MAPI bus interface layout and pin assignments information for MPB connectors P1 P2 P3 and P4 Tables 4 1 through 4 14 list pin assignments for MPFB connectors J7 through J20 Table 4 1 Table 4 8 Logic analyzer connector J7 Logic analyzer connector J8 Logic analyzer connector J9 Table 4 2 Table 4 3 Table 4 4 Table 4 5 Table 4 6 Table 4 7 M68MPB16Y3UM D Logic analyzer connector J14 Table 4 9 Logic analyzer connector J15 Table 4 10 Logic analyzer connector J16 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MEVB SUPPORT INFORMATION AA MOTOROLA Table 4 1 Logic Analyzer Connector J7 Pin Assignments 3 OE A
26. U on the MPB as an M68HC16 MCU device 3 3 MEVB INSTALLATION INSTRUCTIONS MEVB installation requires a user supplied power supply and host computer The host computer must have a parallel port and must run MS DOS as required by ICD16 The following paragraphs explain MPFB connections Refer to Chapter 2 for instructions to interconnect the MPB and MPFB M68MPB16Y3UM D 3 3 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MEVB QUICK START GUIDE AA MOTOROLA 3 3 1 Power Supply MPFB Connection Use MPFB connector J5 to connect a user supplied power supply to the MEVB Contact 1 is ground black lever Contact 2 is VDD 5 volts red lever Use 20 or 22 AWG wire for power connections For each wire trim back the insulation 1 4 in 635 cm lift the appropriate lever of J5 to release tension on the contacts then insert the bare wire into J5 and close the lever The MEVB requires a 5 Vdc 1 0 amp power supply for operation A 1 5 amp fuse is installed on the MPFB 5Vdc power supply input line CAUTIONS Do not use wire larger than 20 AWG in connector J5 Such wire could damage the connector Turn off MEVB power when installing or removing the MPB from the MPFB Sudden power surges could damage MEVB integrated circuits 3 4 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA MEVB QUICK
27. arHoods lt Ia wiod TIHONdL anid OTHONAL lt TI gt QdL YWMd 6HOndL OS IWd gH3ndl 590 v01 L494 LHONdL cnet SHONdL GHOndL lt 9 gt ndL PHORLST lt G gt 04L PESNI lt b gt NAL SESAJI lt gt NAL THONdL lt t gt dr lt T gt NdL OHONdL lt 0 gt Mal op ir lt pav Ida gt TOL gt vagb HnMd gt TOL gt bOb VHMa lt bop IVd gt TOL lt gt b 00 POI gt POL lt gt POP FOO gt VOL lt gt FOF 20 gt DOL lt gt p0D oo gt FpOL lt gt FOF TIO gt VOL lt gt FOF or gt POL lt gt 70F ZI gt VOL lt gt FOF TOI holon lo Rt ar Sr is Lobo RRRRRARER RRA 0 Hop VAH ZOQADAN lites lt 0 ST gt OdL lt gt TOP gt vWYL duda Idvd aTOSd INOXTO osd 0ddIdI M 4 ISsd TddId1 TZIS LO04S9 OZIS 01S9 EZW 3 b gt gt lt p gt lt P lt P lt P lt P lt p lt p gt lt P lt P lt p gt lt q b lt p gt lt p lt P lt p lt P lt P lt p lt P pre informati Tdd TMowsd 0dd 0MOVSG Ldd LOWNI Qdd or Lasa xL IVH Freescale Se 8IV LNd xada LIV 9Vd IAONTS M 4 TZIS OZIS S Y lt Tap AGLSA lt Tap oSI gt TWp AZ lt Tap xLdvd d 091 gt 18y osa EA9TIH8B9ION Hs
28. cribed in this manual and the M68MPFB 1632 Modular Platform Board User s Manual M68MPFB1632 D 1 2 For More Information On This Product M68MPB16Y3UM D Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA GENERAL INFORMATION 1 4 CUSTOMER SUPPORT For information about a Motorola distributor or sales office near you call AUSTRALIA Melbourne 61 3 887 0711 Sydney 61 2 906 3855 BRAZIL Sao Paulo 55 11 815 4200 CANADA B C Vancouver 604 606 8502 ONTARIO Toronto 416 497 8181 ONTARIO Ottawa 613 226 3491 QUEBEC Montreal 514 333 3300 CHINA Beijing 86 10 68437222 DENMARK 45 43488393 FINLAND Helsinki 358 9 6824 400 FRANCE Paris 33134 635900 GERMANY Langenhagen Hannover 49 511 786880 Munich 49 89 92103 0 Nuremberg 49 911 96 3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 HONG KONG Kwai Fong 852 6106888 Tai Po 852 6668333 INDIA Bangalore 91 80 5598615 ISRAEL Herzlia 972 9 590222 ITALY Milan 39 2 82201 JAPAN Fukuoka 81 92 725 7583 Gotanda 81 3 5487 8311 Nagoya 81 52 232 3500 Osaka 81 6 305 1802 Sendai 81 22 268 4333 Takamatsu 81 878 37 9972 Tokyo 81 3 3440 3311 KOREA Pusan 82 51 4635 035 Seoul 82 2 554 5118 MALAYSIA Penang 60 4 22825 14 MEXICO Mexico City 52 5 282 0230 Guadalajara 52 36 21 8977 PUERTO RICO San Juan 8
29. ctions in Table 3 1 Table 3 1 contains information exclusively intended for quick start and ignores the other jumper headers Table 3 1 MPFB Quick Start Jumper Header Configuration Jumper Header Type Description We Install a jumper on pins 1 and 2 to configure pin 1 of the memory devices in the pseudo ROM sockets U2 amp U4 as a standard address line Install a jumper on pins 1 and 2 to indicate that the memory devices in the pseudo ROM sockets U2 amp U4 have 28 pins Install a jumper on pins 1 and 2 to set the pseudo ROM port size memory data width as word Install a jumper on pins 2 and 3 to enable the PRU W6 selects the MCU operation mode Each 3 pin jumper header set corresponds to an MCU data line While the reset pin is low the reset data values are driven on the data bus DO D15 The MEVB reset data circuit is open drain a high state is provided via a pull up resistor Each reset data line may be set high H or low L Consult the appropriate MCU user s manual data book or technical summary for reset data information t PREP Ra W10 1 0 9 2 Install a jumper on pins 1 and 2 to indicate that RAM is installed in the pseudo 3 A ROM sockets U2 amp U4 5 6 W12 Install a jumper on pins 3 and 4 to indicate that the two devices installed in the pseudo ROM sockets U2 amp U4 are 32K x 8 3 2 M68MPB16Y3UM D For More Information On This Product Go t
30. d by the MEVB logic circuits To make this pin no connection remove the jumper from header on the MPFB 2 SPARE No connection 3 AS ADDRESS STROBE Active low output signal that indicates whether a valid address is on the address bus 4 19 A15 A0 ADDRESS BUS BITS 15 0 Sixteen bits of the 24 bit address bus 20 GND GROUND M68MPB16Y3UM D 4 3 For More Information On This Product Go to www freescale com MEVB SUPPORT INFORMATION Freescale Semiconductor Inc AA MOTOROLA 4 4 Table 4 5 Logic Analyzer Connector J11 Pin Assignments Pin 4 19 20 Mnemonic 5V SPARE DS D15 DO GND 5 VDC POWER Input voltage 5 Vdc 1 0 A used by the MEVB logic circuits To make this pin no connection remove the jumper from header on the MPFB No connection DATA STROBE Active low output signal During a read cycle indicates that an external device should place valid data on the data bus During a write cycle indicates that valid data is on the data bus DATA BUS 15 0 16 bits of the MCU bi directional data bus lines GROUND Table 4 6 Logic Analyzer Connector J12 Pin Assignments Pin Mnemonic Signal 1 2 SPARE No connection 3 CLKOUT SYSTEM CLOCK OUT Output signal that is the MCU internal system clock 4 BERR BUS ERROR Active low signal that indicates that a memory access error has occurred 5 BKPT BREAKPOINT Active low inp
31. ddress bus CS6 CHIP SELECT 6 Output signal that selects peripheral or memory devices at programmed addresses 17 19 A18 A16 ADDRESS BUS 18 16 Three bits of the 24 bit address bus 20 GND GROUND M68MPB16Y3UM D 4 7 For More Information On This Product Go to www freescale com MEVB SUPPORT INFORMATION Freescale Semiconductor Inc AA MOTOROLA Table 4 8 Logic Analyzer Connector J14 Pin Assignments Pin 1 2 16 19 20 4 8 Mnemonic SPARE DSACKO FASTREF TSC RESET PULL UP SPARE IRQ1 IRQ7 SPARE GND No connection DATA AND SIZE ACKNOWLEDGE 0 Active low input signal that allows asynchronous data transfers and dynamic bus sizing between the MCU and external devices FASTREF Selection of crystal or clock input frequency driven into the VCO for generation of the MCU system clock 1 fast reference 0 slow reference THREE STATE CONTROL When TSC is logic high this input signal forces all output drivers to a high impedance state RESET Active low bi directional signal to start a system reset Not connected pulled high through a resistor on the MPB No connection TARGET INTERRUPT REQUEST 1 7 Active low input signals from the target that asynchronously provides an interrupt priority level to the CPU IRQ1 has the lowest priority IRQ7 has the highest No connection GROUND M68MPB16Y3UM D For More Information On This Product Go t
32. e probe or directly on a target system and the target system clock is used as the MPB clock move the fabricated jumper to W1 pins 2 and 3 This connects the MCU EXTAL pin to the MAPI bus input pin The frequency of the external clock signal can be from dc to 20 97 MHz or to the maximum the MCU allows Wi 1 2 NOTE You can not drive the MPB clock circuit from an external source target system with a discrete crystal If a target system clock source is used to drive the MPB clock circuit always use a logic driven clock such as a hybrid oscillator 2 4 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA HARDWARE PREPARATION AND INSTALLATION 22 2 VDDA Select Header W2 Jumper header W2 selects the MPB VDDA power source either MPB power VDDD or an external source The drawing below shows the factory configuration cut trace short on pins and 2 This configuration connects filtered VDDI to VDDA To use an external power source remove the cut trace short from W2 pins 1 and 2 Then connect the external power source to W2 pin 2 Removal of the cut trace short isolates the MCU VDDA pin from the other MPB circuitry Isolation lets you connect a precision VDDA source for accurate 10 bit analog digital A D generation When connecting an external VDDA power supply to the MPB connect the power supply ground to insertion point El For more information on A D generati
33. er Connector J18 Pin Assignments a 4 11 4 13 Logic Analyzer Connector J19 Pin Assignments 4 12 4 14 Logic Analyzer Connector J20 Pin Assignments 4 12 M68MPB16Y3UM D For More Information On This Product v Go to www freescale com Freescale Semiconductor Inc CONTENTS AA MOTOROLA vi For More Information On This Product M68MPB16Y3UM D Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA GENERAL INFORMATION CHAPTER 1 GENERAL INFORMATION 1 1 INTRODUCTION This manual provides general information hardware preparation installation instructions a quick start guide and support information for the M68MPB916Y3 MCU Personality Board MPB The MPB is one component of Motorola s modular approach to MC68HC16Y3 and MC68HC916Y3 Microcontroller Unit based product development This modular approach lets you easily configure our development systems to fit your requirements The MPB may be used in either the M683MMDS1632 Motorola Modular Development System MMDS or the M68MEVB 1632 Modular Evaluation Board MEVB Alternately you may install the MPB directly in your target system if the target system includes an modular active probe interconnect MAPI interface The MCU device on the MPB defines which MCU is emulated evaluated by the MMDS or MEVB Both
34. his Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA HARDWARE PREPARATION AND INSTALLATION 2 2 4 Voltage Reference Low Select Header W4 Jumper header W4 selects the voltage reference low VRL source either MPB power VSSA or an external VRL source The drawing below shows the factory configuration fabricated jumper on pins 1 and 2 This configuration selects VSSA as the VRL source To use an external VRL source first place the fabricated jumper on W4 pins 2 and 3 Then connect the MCU VRL pin to the external VRL source Each configuration defines which method is best when connecting the MCU VRL pin to the external VRL source e MPB MPEB connect via the MPFB logic analyzer connector refer to Chapter 4 for the appropriate logic analyzer pin e MPB MMDS1632 connect via the VRL pin of the target MCU socket e MPB Target System connect via the VRL pin of the target system MAPI bus Alternately you may remove the jumper and wire wrap directly to W4 pin 2 Connecting directly to pin 2 is an option regardless of the configuration W4 M68MPB16Y3UM D 2 7 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc HARDWARE PREPARATION AND INSTALLATION AA MOTOROLA 2 2 5 MCU Clock Source Select Header W5 Jumper header W5 selects the MCU clock either the MCU internal phase lock loop frequency synthesizer or the EXTAL input The drawing bel
35. lt gt bOP or lt gt 109 lt gt bOP Zor lt gt 109 lt gt bOP TOI lt gt p99 lt gt Tdp x LIVH lt gt pd9 lt gt aS aJJASA lt Ta9 gt IWP AZAA lt T09 gt TEV osa lt gt Td9 lt gt Tdp Isa lt gt pd9 lt gt rOS TADVSA lt gt pd9 lt gt rOS OMIWVSA lt gt pd9 lt gt rOS x Sd lt gt pd9 lt gt rOS g1 gt G lt Ta9 gt p Loogso lt gt 1d9 gt vap eggs S5 lt vo9 gt TWV LNONTO gt 1d9 lt Tap x Lava gt 99 lt Tap x yaaa gt POL lt gt pos x OFAW gt 199 lt I8p lt gt pd9 lt gt rOS x SW gt pg9 lt pa lt TOS lt bdb gt THE lt 0 L gt NW gt pg9 lt pa lt TdL lt Ta9 gt pas lt 0 8T gt Y gt IW9 lt pas gt TW9 lt pvp UBTSIP S1TJUS uq 10 gt TEL lt gt TE9Y lt gt TES xxx SOUSTSTSY SSOTD TRUDTS xxx pre informati or Freescale Semiconductor Inc SCHEMATIC DIAGRAMS AA MOTOROLA 6 10 M68MPB16Y3UM D For More Information On This Product Go to www freescale com
36. ments continued Pin Mnemonic Signal 8 BR BUS REQUEST Active low input signal that indicates that an external device requires bus mastership CSO CHIP SELECT 0 Output signal that selects peripheral or memory devices at programmed addresses 9 BG BUS GRANT Active low output signal that indicates that the MCU has relinquished the bus CSM INTERNAL MODULE CHIP SELECT Active low output signal that selects external emulation devices at internally mapped addresses CSM is used to emulate memory 10 CSBOOT BOOT CHIP SELECT An active low output chip select for external boot startup ROM 11 CLKOUT SYSTEM CLOCK OUTPUT MCU internal clock output signal 12 A23 ADDRESS BUS BIT 23 One bit of the 24 bit address bus CS10 CHIP SELECT 10 Output signal that selects peripheral or memory devices at programmed addresses 13 A22 ADDRESS BUS BIT 22 One bit of the 24 bit address bus CS9 CHIP SELECT 9 Output signal that selects peripheral or memory devices at programmed addresses 14 A211 ADDRESS BUS BIT 21 One bit of the 24 bit address bus CS8 CHIP SELECT 8 Output signal that selects peripheral or memory devices at programmed addresses 15 A20 ADDRESS BUS BIT 20 One bit of the 24 bit address bus CS7 CHIP SELECT 7 Output signal that selects peripheral or memory devices at programmed addresses 16 A19 ADDRESS BUS BIT 19 One bit of the 24 bit a
37. nd 2 factory default selects the MPB on board VRH power source Jumper installed on pins 2 and 3 selects external VRH power source Jumper installed on pins 1 and 2 factory default selects the MPB on board VRL power source Jumper installed on pins 2 and 3 selects external VRL power source Jumper installed on pins 1 and 2 factory default selects the MCU internal phase lock loop frequency synthesizer as the system clock Jumper installed on pins 2 and 3 selects the EXTAL input as the system clock The MCU internal phase lock loop frequency synthesizer is disabled Jumper installed on pins 1 and 2 factory default selects an MC68HC916Y3 MCU as the MCU type for this MPB Jumper installed on pins 2 and 3 selects an MC68HC16Y3 MCU as the MCU type for this MPB 2 3 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc HARDWARE PREPARATION AND INSTALLATION AA MOTOROLA 2 2 1 Clock Select Header W1 Jumper header W1 connects the MCU external clock EXTAL pin to either an on board or external target system clock source The drawing below shows the factory configuration fabricated jumper on pins and 2 This configuration selects the MPB on board clock source crystal oscillator in socket at located Y1 This crystal provides for operation at the maximum rate the MCU allows via the internal phase locked loop or direct clock input When the MPB is installed in the activ
38. o www freescale com AA MOTOROLA Freescale Semiconductor Inc MEVB QUICK START GUIDE Table 3 1 MPFB Quick Start Jumper Header Configuration continued Jumper Header Type Description W14 123 Jumper header W14 selects the MCU signal for the memory devices in the fast le e RAM sockets U9 amp U10 and pseudo ROM sockets U2 amp U4 Pins 1 and 2 Co select the MCU chip select for the memory devices in the fast RAM sockets While pins 2 and 3 of jumper header W14 select the chip select for the memory devices in the pseudo ROM sockets Jumper installed on CSBOOT pins 2 and 3 factory default use CSBOOT as the memory device chip enable for memory devices in the pseudo ROM sockets W16 12 No jumper installed the MCU FASTREF signal is pulled high logic 1 via a ee resistor during reset NOTE J14 pin 4 and W16 on the MPFB are marked MODCLK but this signal when using an M68HC16Y3 is FASTREF The M68HC16Y3 MEVB overlay is correct and marked FASTREF Use W16 on the MPFB to select the MCU PLL clock input speed W17 12 No jumper installed the BERR signal is pulled high logic 1 via a resistor ee during reset W18 123 Install a jumper on pins 1 and 2 for unrestricted writes to the memory devices in the pseudo ROM sockets U2 amp U4 W19 123 Install a jumper on pins 1 and 2 to ground the A19 signal to the MPFB memory arrays W22 123 Install a jumper on pins 2 and 3 to select the evaluation MC
39. o www freescale com Freescale Semiconductor Inc AA MOTOROLA MEVB SUPPORT INFORMATION Table 4 9 Logic Analyzer Connector J15 Pin Assignments Pin Mnemonic Signal 1 3 SPARE No connection 4 13 GND GROUND 14 PCLK AUXILIARY TIMER CLOCK INPUT External input clock source for the GPT 15 PWMB PULSE WIDTH MODULATION B Repetitive output signals whose high time to low time ratio can be controlled by the CPU 16 PWMA PULSE WIDTH MODULATION A Repetitive output signals whose high time to low time ratio can be controlled by the CPU 17 PAI PULSE ACCUMULATOR INPUT Input signal that increments an 8 bit counter 18 19 SPARE No connection 20 GND GROUND Table 4 10 Logic Analyzer Connector J16 Pin Assignments M68MPB16Y3UM D Mnemonic SPARE IC1 IC2 IC3 OC1 No connection INPUT CAPTURE 1 Input signal that latches the contents of the GPT timer counter TCNT into the input capture register TIC1 when a selected edge occurs at the pin INPUT CAPTURE 2 Input signal that latches the contents of the GPT timer counter TCNT into the input capture register TIC2 when a selected edge occurs at the pin INPUT CAPTURE 3 Input signal that latches the contents of the GPT timer counter TCNT into the input capture register TIC3 when a selected edge occurs at the pin OUTPUT COMPARE 1 Output signal that is generated when the GPT
40. on refer to the Analog To Digital Converter Reference Manual ADCRM AD We NOTES If the cut trace short has been cut a fabricated jumper must be installed on W2 to return it to the factory configuration Jumper header W2 is not populated by the factory M68MPB16Y3UM D 2 5 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc HARDWARE PREPARATION AND INSTALLATION AA MOTOROLA 2 2 3 Voltage Reference High Select Header W3 Jumper header W3 selects the voltage reference high VRH source either MPB power VDDA or an external VRH source The drawing below shows the factory configuration fabricated jumper on pins 1 and 2 This configuration selects VDDA as the VRH source To use an external VRH source first place the fabricated jumper on W3 pins 2 and 3 Then connect the MCU VRH pin to the external VRH source Each configuration defines which method is best when connecting the MCU VRH pin to the external VRH source e MPB MPEB connect via the MPFB logic analyzer connector refer to Chapter 4 for the appropriate logic analyzer pin e MPB MMDS1632 connect via the VRH pin of the target MCU socket e eMPB Target System connect via the VRH pin of the target system MAPI bus Alternately you may remove the jumper and wire wrap directly to W3 pin 2 Connecting directly to pin 2 is an option regardless of the configuration W3 2 6 M68MPB16Y3UM D For More Information On T
41. orola and the Motorola logo are registered trademarks of Motorola Inc SDI is a trademark of Motorola Inc Motorola Inc is an Equal Opportunity Affirmative Action Employer For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA CONTENTS CONTENTS CHAPTER 1 GENERAL INFORMATION Lal INTRODUCTIONS a u iaa e a a A A e a i aS 1 1 1 2 SPECIFICATIONS cuneta 1 2 13 EQUIPMENT REQUIRED 00 a ia 1 2 14 CUSTOMER SUPPORT dido aa 1 3 CHAPTER 2 HARDWARE PREPARATION AND INSTALLATION 2A INTRODUCTION Sis coon aa san gun n ai a unn aac ye et dae Cel Adda ca ieee ele a 2 1 227 HARDWAREPREPARATION te a sui unap a al aa h Meneses 2 1 2 2 1 Gl ckeSelectiileader Wilyag aa l tu au D SSO SASS 2 4 2 2 2 MUDA S lect Header W 2 A au A ER A 2 5 22 3 Voltage Reference High Select Header Wa edad 2 6 2 2 4 Voltage Reference Low Select Header W4 2 7 2 2 5 MCU Clock Source Select Header W5 a 2 8 2 2 0 MUSING 432 AZ Clock is 2 9 2 2 7 MCU ID Code Select Header W oooononncocnconccccnconononanononocnonnanononononocnoncnnananannnoncos 2 10 22 80 VISA InsertionPolmt Ed oranye aa a sa asin nias 2 10 237 MEVB CONFIGURATION a o q ei 2 11 24 MPB MMDS INSTALLATION bpawdl annnGainaeies 2 13 CHAPTER3 MEVB QUICK START GUIDE SL ANTRO UE ON
42. ow shows the factory configuration fabricated jumper on pins and 2 This configuration selects the MCU internal phase lock loop frequency synthesizer as the clock To use the EXTAL input as the clock place the fabricated jumper on 2 and 3 W5 NOTE J14 pin 4 and W16 on the MPFB are marked MODCLK but this signal when using an M68HC916Y3 is FASTREF The M68HC916Y3 MEVB overlay is correct and marked FASTREF Use W16 on the MPFB to select the MCU PLL clock input speed 2 8 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA HARDWARE PREPARATION AND INSTALLATION 2 2 6 Using a 32 KHz Clock The factory installed crystal oscillator in location Y1 is rated at 4 194 megahertz You may change Y1 to change the clock speed of the MPB The only other oscillator you may install is 32 kilohertz If you change Y1 to the slower value 32 KHz you must replace the following capacitors and resistor see diagram below C60 1pf C56 Inf R52 18kQ VDDI VDDSYN 67 L51 71 MC68HC16Y3 w5 m n c60 6 056 1 C65 oe RS XFC L2 VSSSYN Xvssi M68MPB16Y3UM D 2 9 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc HARDWARE PREPARATION AND INSTALLATION AA MOTOROLA 2 2 7 MCU ID Code Select Header W6 Jumper header W6 selects the MCU ID code either the M68HC16Y3 MCU or M
43. reescale com Freescale Semiconductor Inc AA MOTOROLA MAPI SUPPORT INFORMATION VSSA 1 2 ANO VSSA 3 4 ANI VSSA 5 6 AN2 VSSA 7 8 AN3 VSSA 9 10 AN4 VSSA 11 12 AN5 VSSA 13 14 VSSA GND 15 16 GND No Connect 17 18 5V GND 19 20 GND At 21 22 A2 A3 23 24 A4 A5 25 26 A6 A7 27 28 A8 A9 29 30 GND A10 31 32 All A12 33 34 Al3 A14 35 36 A15 A16 37 38 A17 A18 39 40 GND No Connect 41 42 5V GND 43 44 GND GND 45 46 PCSO SS GND 47 48 MOSI GND 49 50 MISO GND 51 52 SCK GND 53 54 TXDA GND 55 56 RXDA GND 57 58 TXDB GND 59 m m 60 RXDB Figure 5 3 MAPI Interface Connector P2 Pin Assignments M68MPB16Y3UM D 5 3 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MAPI SUPPORT INFORMATION AA MOTOROLA GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND EXTAL GND GND 5V Noo 11 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 TPU0 TPU1 TPU2 TPU3 TPU4 TPU5 TPU6 TPU7 TPU8 TPU9 TPU10 TPU11 TPU12 TPU13 TPU14 TPU15 T2CLK GND GND GND PCS1 PCS2 GND GND GND GND VSTBY DSO IPIPEO DSI IPIPE1 HALT RESET BERR BKPT DSCLK TSC FREEZE GN
44. scale Semiconductor Inc AA MOTOROLA MEVB QUICK START GUIDE CHAPTER 3 MEVB QUICK START GUIDE 3 1 INTRODUCTION This quick start guide is intended for the user who may not be familiar with Motorola s development tools This chapter explains the MEVB hardware and software set up for M6b83MEVB916Y3 operation Hardware set up consists of configuring the MPB and MPFB jumper headers While software set up consists of installing and running the appropriate macro script file within the debugger For the purpose of this quick start guide the MPB jumper headers should be configured in their default positions Chapter 2 of this manual contains the default jumper header settings for the MPB 3 2 CONFIGURING THE MPFB The MPFB includes jumper selectable options such as chip select usage memory type selection and memory size selection for the pseudo ROM sockets and reset data control 3 2 1 MPFB Memory Devices Pseudo ROM refers to memory locations U2 amp U4 The two pseudo ROM sockets provide a generic memory socket and accepts a variety of RAM EPROM or EEPROM devices The pseudo ROM sockets as shipped from the factory contain two 32K x 8 RAM devices These memory are 28 pin package devices M68MPB16Y3UM D 3 1 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MEVB QUICK START GUIDE AA MOTOROLA 3 2 2 MPFB Jumper Headers Configure your MPFB jumper headers per the instru
45. st set jumper on the MPB 13 VRL VOLTAGE REFERENCE LOW Input reference supply voltage low line must set jumper on the MPB 14 15 AN6 AN7 ANALOG TO DIGITAL CONVERSION 6 and 7 Analog input lines to the MCU device 4 10 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA MEVB SUPPORT INFORMATION Table 4 11 Logic Analyzer Connector J17 Pin Assignments continued Pin Mnemonic Signal 16 VSSA A D GROUND A D ground reference 17 19 SPARE No connection 20 VSSA A D GROUND A D ground reference Table 4 12 Logic Analyzer Connector J18 Pin Assignments Pin Mnemonic 1 4 SPARE No connection 5 PCSO PERIPHERAL CHIP SELECT 0 Active low output SPI peripheral chip select signal SS SLAVE SELECT Bi directional active low signal that initiates serial transmission when SPI is in slave mode causes mode fault in master mode 6 MOSI MASTER IN SLAVE OUT Serial input to SPI in master mode serial output from SPI in slave mode 7 MISO MASTER OUT SLAVE IN Serial output from SPI in master mode serial input to SPI in slave mode 8 SCK SPI SERIAL CLOCK In master mode the clock signal from the SPI in slave mode the clock signal to the SPI 9 TXDA TRANSMIT DATA A Serial data output line to serial communication interface A 10 RXDA RECEIVE DATA A Serial data input line to serial comm
46. station module and an active probe The active probe consists of a three board set two cables and a box e MPB MCU device specific board that defines the MCU to be evaluated e Enhanced Target Control Board TCB the interface between the MPB target system and the station module The TCB must be purchased separately For more information about the TCB refer to the MMDS1632 Motorola Modular Development System User s Manual MMDS1632UM D e Package Personality Board PPB the board that connects the active probe to the target system The PPB must be purchased separately For more information about the PPB refer to the appropriate PPB configuration guide e Active probe cables 2 the interface between the active probe and the station module 01 RE90340W01 REV 0 and 01 RE90341W01 REV 0 are printed on the active probe cables The active probe cables come with the TCB For more information about the active probe cables refer to the MMDS1632 Motorola Modular Development System User s Manual MMDS1632UM D e Active probe box the protective enclosure for the TCB CAUTION Turn off MMDS and target system power when installing or removing MMDS components Sudden power surges could damage MMDS and target system integrated circuits To configure an active probe refer to Figure 2 3 1 Inspect all connectors for bent or damaged pins 2 Rotate the MPB until the four MAPI bus connectors on its bottom mate with the MAPI bus
47. systems are invaluable tools for designing debugging and evaluating MCU operation of the M68HC16 and M68300 MCU Families By providing the essential MCU timing and I O circuitry these systems simplify user evaluation of prototype hardware software products MPB product includes e M68MPB916Y3 MCU Personality Board MPB e Plastic overlay for use with the MEVB pin outs for the logic analyzer connectors on the MPFB specifically for the MC68HC916Y3 MCU e Documentation M68MPB16Y3UM D For More Information On This Product 1 1 Go to www freescale com Freescale Semiconductor Inc GENERAL INFORMATION AA MOTOROLA 1 2 SPECIFICATIONS Table 1 1 lists MPB specifications Table 1 1 MPB Specifications Characteristic Specifications On Board Clock Case style 14 or 8 pin hybrid crystal clock oscillator frequency as required by MCU External Clock dc 20 97 MHz or maximum MCU allows MCU I O ports HCMOS compatible Temperature Operating 0 to 40 C Storage 40 to 85 C Relative humidity 0 to 90 non condensing Power requirements 5 Vdc 5 500 mA max Dimensions MCU Personality Board 3 25 x 3 25 in 82 6 x 82 6 mm 1 3 EQUIPMENT REQUIRED The external requirements for MPB operation are either an MEVB or MMDS system MMDS operation requirements are described in the M683MMDS1632 Motorola Modular Development System User s Manual M68MMDS1632 D Operation requirements for the MEVB are des
48. unication interface A 11 TXDB TRANSMIT DATA B Serial data output line to serial communication interface B 12 RXDB RECEIVE DATA B Serial data input line to serial communication interface B 13 16 TPUO TPU3 TIME PROCESSOR UNIT CHANNELS TPU input output channels 17 19 SPARE No connection 20 GND GROUND M68MPB16Y3UM D 4 11 For More Information On This Product Go to www freescale com Freescale Semiconductor Inc MEVB SUPPORT INFORMATION AA MOTOROLA Table 4 13 Logic Analyzer Connector J19 Pin Assignments 5 12 TPU4 TPU11 TIME PROCESSOR UNIT CHANNELS TPU input output channels 20 GND GROUND Table 4 14 Logic Analyzer Connector J20 Pin Assignments Pin Mnemonic Signal 1 4 SPARE No connection 5 8 GND GROUND 9 PCS2 PERIPHERAL CHIP SELECT 2 Active low output SPI peripheral chip select signal 10 PCS1 PERIPHERAL CHIP SELECT 1 Active low output SPI peripheral chip select signal 11 13 GND GROUND 14 T2CLK TPU CLOCK External input clock source to the TPU 15 18 TPU15 TPU12 TIME PROCESSOR UNIT CHANNELS TPU input output channels 19 SPARE No connection 20 GND GROUND 4 12 M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA MAPI SUPPORT INFORMATION CHAPTER 5 MAPI SUPPORT IN
49. ut signal that signals a hardware breakpoint to the CPU DSCLK Development Serial Clock Clock input signal for the background debug mode 6 FREEZE FREEZE Output signal that indicates the CPU has acknowledged a breakpoint QUOT QUOTIENT OUT Output signal that furnishes the quotient bit of the polynomial divider for test purposes 7 LAT DSO LATCHED INSTRUCTION PIPE 0 Latched output Latched signal of the first state of IPIPEO for CPU16 based IPIPEO MCUs indicates instruction pipeline activity M68MPB16Y3UM D For More Information On This Product Go to www freescale com Freescale Semiconductor Inc AA MOTOROLA MEVB SUPPORT INFORMATION Table 4 6 Logic Analyzer Connector J12 Pin Assignments continued Mnemonic Signal LAT DSI Latched IPIPE1 LATCHED INSTRUCTION PIPE 1 Latched output signal of the first state of IPIPE1 for CPU16 based MCUs indicates instruction pipeline activity DSO IPIPEO signal for background debug mode DEVELOPMENT SERIAL OUT Serial data output INSTRUCTION PIPE 0 for CPU16 based MCUs 10 DSI IPIPE1 DEVELOPMENT SERIAL IN Serial data input signal for background debug mode INSTRUCTION PIPE 1 for CPU16 based MCUs 11 DSACK1 DATA AND SIZE ACKNOWLEDGE 1 Active low input signal that allows asynchronous data transfers and dynamic bus sizing between the MCU and external devices 12 DSACKO DATA AND SIZE ACK
Download Pdf Manuals
Related Search