Home

here

image

Contents

1. Oo Q q x pe 2 Pin Location Chip Top of HierarchyNz cse_day component test_display2 adf Node Name Zz Multiple Itemns L Since these are output Chip Name ftest_display2 z Cancel ports we will assign Chip Resource them to 7 segment E pLi fuu z Seh dis la s enoc z C Row Assign Device C LAB EAB Z Column Hia woe Anywhere on this Chip Assignments Existing Pin Location Chip Assignments 0 gt chip test_display2 Input Pin 41 Sort By 1 gt chip test_display2 Input Pin 40 Node Name 2 gt chip test_display2 Input Pin 39 3 gt chip test_display2 Input Pin 38 C Assignment 4 gt chip test_display2 Input Pin 36 5 gt chip test_display2 Input Pin 35 6 gt chip test_display2 Input Pin 34 hs Be Sa ee ee ee eee Oe ee ee a7 MAX plus II z cse_day componentitest_display2 MAx plus II File Edit view Symbol Assign Utilities Options Window Help opaga ae e OBE ees DEA Baja AAS Aili le sie ae test_display2 gdf Graphic Editor Click on the node then change the pin to whatever you want then click change Repeat until you change all the pin assignments for B2 B7 We will use pin 7 to 14 Notice pin 10 is not available for assignment E Tt BIO e lo 7 4 gt Pin Location Chip Top of Hierarchy 2 cse_day component test_display2 adf Node Name B20 s s s s Chip Name Jtest_display2 gt Cancel Chip
2. adf NodeNane AO o U Chip Name Jtest_display2 7 Close Chip Resource mp m z Pin Type Only for input Search Pin 4 Special Cases Input LCAOCrEC 7 C Row 7 Assign Device C LAB EAB x c Column Show Buried Anywhere on this Chip Assignments Existing Pin Location Chip Assignments Sort By Node Name Assignment Change gt Delete MAX plus II z cse_day componentitest_display2 MAxX plus II File Edit view Symbol Assign Utilities Options Window Help oeme mtel m ORB sp AAA Baia Sassi fe fal ae test_display2 gdf Graphic Editor Let s try a different approach Go to pin assignment page again after you ve finish assigning input pins Click Search D A 7 x O Q q El 2 Pin Location Chip Top of Hierarchy 2 cse_day component test_display2 adf NodeName oo Chip Name test_display2 x Close Chip Resource a a Pin Type Anly for M Search C Pin Special Lases e LCAOCHEC 7 C Row al eea C LAB EAB x e Column I Show Buried Anywhere on this Chip Assignments Existing Pin Location Chip Assignments 1 gt chip test_display2 Input Pin 40 Sort By 2 gt chip test_display2 Input Pin 39 Node Name 3 gt chip test_display2 Input Pin 38 test_display2 Input Pin 36 C Assignment 5 gt chip test_display2 Input Pin 35 6 gt chip test_display2 Input Pin 34 Add 7 gt chip test
3. M Output IV Bidirectional Tl Registered Tl Combinatorial T Memory T All T Show All Node Name Synonyms I Show Only Functions Implemented in Logic Cells amp Pins MAX plus II z cse_day componentitest_display2 MAx plus II File Edit view Symbol Assign Utilities Options Window Help eae eo M ORES ASA Boe AASA A fe A HH es ae test_display2 gdf Graphic Editor We will assign this pin to FLEX_SWITCH 1 pin 41 according to page 12 of the design laboratory package User s manual Click add after you have selected pin 41 LE 1 2 lo J z Pin Location Chip Top of Hierarchy z cse_day component test_display2 adf NodeName AD Chip Name Jtest_display2 Cancel Chip Resource areas Pin Type Only for input Search Pin Special Cases Input 2 LOAOCvEC x C Row Assign Device C LAB AB gt Column T Show Buried Anywhere on this Chip Assignments Existing Pin Location Chip Assignments Sort By Node Name Assignment MAX plus II z cse_day componentitest_display2 MAx plus II File Edit view Symbol Assign Utilities Options Window Help Osea J 8 gt MORB ae 4 Dla Bada AASE jra f Ae ae test_display2 gdf Graphic Editor Repeat the same steps for input A1 A7 We will use pin 40 33 respectively Notice pin 37 is not available for assignment LE 1 ft old gt Pin Location Chip Top of Hierarchy z cse_day component test_display2
4. Downloading your design to Altera UP2 board Witawas Srisa an Drivers for Win 2000 and Win XP e Located at C maxplus2 Drivers win2000 assuming that you install maxplus2 in C drive e You need to plug in the Byteblaster cable and the board before you start the installation process e Then follow instruction from the following web site http www altera com support software drivers dri bb xp html Downloading Design e Downloading design requires only a few more additional steps from normal compilation Set the jumper on the board refer to the manual that came with the board For this project you would only need to download FLEX1 0K Set the downloading device to byteblaster Perform pin assignment Recompile the design Program the chip MAX plus II z cse_day componenttest_display test_display2 gdf Graphic Editor a MAxX plus II File Edit view Symbol Assign Utilities Options Window Help Deme Hle lt ORE S28 SAA maal SAS Silat fs z be Tt Oo 7 I gt 27 Create a design as shown in the figure above Assign the device to FLEX10K70RC240 2 and compile the design MAX plus II 2 cse_day component test_display2 test_display2 gdf Graphic Editor oie Pin Location Chip We will now perform pin assignment MAX plus II z cse_day componentitest_display2 MAx plus II File Edit view Symbol Assign Utilities Options Window Help oema eel oe ORE
5. Resource RRE E z Pin Type Only for Output gt Search Pin Special Cases Output LCAOCHEC x Row Assign Device LAB EAB x c Column 7 I Show Buried Anywhere on this Chip Assignments Existing Pin Location Chip Assignments B1 gt chip test dieplay Output Pin 6 se ip test_display2 Output Pin 6 Node Name B3 gt chip test_display2 Output Pin 6 B4 gt chip test_display2 Output Pin C Assignment B5 gt chip test_display2 Output Pin 6 B6 gt chip test_display2 Output Pin 6 Change B7 gt chip test_display2 Output Pin 6 m gt Delete Finishing up e Recompile the project e Go to Altera MaxPlus II tab and choose programmer e Check to see if the filename is the same as the project s name e g project_name sof e Click configure MAX plus II z cse_day component test_display M x plus II Fie JTAG FLEX Assign Options Window Help oeae selel X aBESBg AnA maa ae test_display gdf Graphic Editor alo x Verify File test_display sof Examine Device EPF10K70RC240 2 Blank Check Checksum 00017070 Configure De Open scr
6. Ses DRS Bea Bassi fe Ae ae test_display2 gdf Graphic Editor Click on Search button Top of Hierarchy z cse_day component test_d Node Name Chip Name test_display2 Chip Resource H x Pin Type Only for M Search C Pin Special Cases 2 LCAOCHEC x C Row Assign Device C LAB AB gt Column T Show Buried Anywhere on this Chip Assignments Existing Pin Location Chip Assignments Sort By Node Name Assignment Add gt Delete MAX plus II z cse_day componentitest_display2 MAx plus II File Edit view Symbol Assign Utilities Options Window Help peme gt e X RS a 4 DAs Aaa sass ae test_display2 gdf Graphic Editor Click on List Button Top of Hierarchy z cse_day component te Node Name Names in Database I Show All Node Name Synonyms I Show Only Functions Implemented in Logic Cells amp Pins List Nodes of Type IV Input M Output IV Bidirectional J Registered I Combinatorial T Memory T All MAX plus II z cse_day componentitest_display2 MAx plus II File Edit view Symbol Assign Utilities Options Window Help Disa S ee X SRELA DAA Bee AASE fria fe Ae ae test_display2 gdf Graphic Editor Select the first input then click OK e sit Search Node Database a Top of Hierarchy z cse_day component test_display2 gdf Node Name po x Names in Database Cancel List Nodes of Type IV Input
7. _display2 Input Pin 33 m MAX plus II z cse_day componentitest_display2 MAxX plus II File Edit view Symbol Assign Utilities Options Window Help oemel teln y SRE Ses AnA ae ea AASR fria if jie ae test_display2 gdf Graphic Editor This is what you should see after you click List Heelis z k1 Top of Hierarchy 2 cse_day component test_display2 gdf Node Name Names in Database V Output V Bidirectional I Registered I Combinatorial T Memory T All I Show All Node Name Synonyms I Show Only Functions Implemented in Logic Cells amp Pins MAX plus II z cse_day componentitest_display2 MAxX plus II File Edit view Symbol Assign Utilities Options Window Help De a4 te gt 2 SRE S84 Aaa Aa AASE faia fe fa ae test_display2 gdf Graphic Editor This time select BO B7 by first click on BO then shift click on B7 Click OK Top of Hierarchy 2 cse_day component test_display2 adf Node Name Multiple lterns OK Names in Database V Output V Bidirectional I Registered I Combinatorial D Memory I All I Show All Node Name Synonyms I Show Only Functions Implemented in Logic Cells amp Pins MAX plus II z cse_day componentitest_display2 MAxX plus II File Edit view Symbol Assign Utilities Options Window Help Demel He oo ARSS 4 Sas Aaa s ae test_display2 gdf Graphic Editor Notice the node name shows multiple Items D A A s

Download Pdf Manuals

image

Related Search

here hereditary heretic heredity here movie heretic definition hereinafter heresy definition hereditary meaning here comes the sun here\u0027s johnny hereby here comes the guide hereditary hemochromatosis hereditary angioedema here i am to worship lyrics here comes the sun lyrics heretic movie hereditary spherocytosis herencia hereditary movie here to slay hereditary hemorrhagic telangiectasia heredia costa rica here come the mummies here comes the bus

Related Contents

Altinex MT108-102 User's Manual  ViewSonic PS775 User's Manual  OUTDOOR SPORTS - Trans-Lux  T I P P  Fitting Instructions and User Guide Unvented Electric Water Heater  シャワーホルダー シャワー取出口  Oxygen XML Author 12.2  取扱説明書 (保証書イ寸)  Indesit IWB 5113  User`s Manual - Minuteman UPS  

Copyright © All rights reserved.
Failed to retrieve file