Home

EVB-LAN9730-MII Evaluation Board User Manual - SMSC

image

Contents

1. LED 5 6 indicator LED2 OUT Disconnects Ethernet Full Duplex LED indicator LED2 IN Connects the LAN9730 s EECS pin to p the CS pin of the on board EEPROM JP7 e eee 2 OUT Disconnects the LAN9730 s EECS pin from the CS pin of the on board EEPROM 12 Selects 30 HSIC_DATA and HSIC_STROBE slew rate boost JP8 HSIC Slew Tune Boost Select 2 3 Selects no HSIC_DATA and HSIC_STROBE slew rate boost SMSC LAN9730 5 Revision 1 0 10 14 11 USER MANUAL EP smsc EVB LAN9730 MII Evaluation Board User Manual Table 2 1 Jumpers continued JUMPER DESCRIPTION SETTINGS 1 2 1 2 V power supplied by the LAN9730 s JP9 1 2 V Internal Regulator internal regulator Select Mgt 2 3 1 2 V power supplied by an external 1 2 V power source 4 2 Selects 50 Ohm output impedance on HSIC_DATA and HSIC_STROBE JP10 Impedance Select 2 3 Selects 40 Ohm output impedance on HSIC_DATA and HSIC_STROBE 1 2 Disables EEPROM usage JP11 EEPROM Select 2 3 Enables EEPROM usage JP12 Self Bus Power Select ee PEI peMprod device 2 3 Bus powered device 1 2 Remote wakeup is supported JP13 Remote Wakeup Select 2 3 Remote wakeup is not supported 1 2 HSIC_DATA and HSIC_STROBE pin functionality is swapped JP14 Port Swap Select 2 3 HSIC_DATA and HSIC_STROBE pin functionality is not swapped 1 2 Auto MDIX is enabled JP15 Auto MDIX Select 2 3 Auto MDIX is disabled Note 2 1 The EVB LAN9730 MII
2. MIl Evaluation Board User Manual EP smsc 1 Introduction The LAN9730 is a high performance small form factor solution for USB to 10 100 Ethernet port bridging With applications ranging from embedded systems set top boxes and PVR s to USB port replicators and test instrumentation the LAN9730 is targeted as a high performance low cost USB Ethernet connectivity solution The LAN9730 contains an integrated 10 100 Ethernet PHY HSIC interface Hi Speed USB 2 0 device controller 10 100 Ethernet MAC TAP controller EEPROM controller and a FIFO controller with a total of 30 kB of internal packet buffering The LAN9730 complies with the IEEE 802 3 full half duplex 10BASE T and 100BASE TX Ethernet protocol and USB 2 0 specification enabling compatibility with industry standard Fast Ethernet and USB 2 0 applications The HSIC interface is compliant with the High Speed Interchip USB Electrical Specification 1 0 High Speed Inter Chip HSIC is a digital interconnect bus that enables the use of USB technology as a low power chip to chip interconnect at speeds up to 480 Mb s The EVB LAN9730 MIl is an Evaluation Board EVB that utilizes the LAN9730 to provide a fully functional self powered HSIC to Ethernet interface The EVB LAN9730 MII provides fully integrated Ethernet and HSIC interfaces via the onboard RJ45 and HSIC Data Strobe coaxial connectors The EVB LAN9730 MIl supports internal and external PHY modes An external PHY may be connecte
3. EVB LAN9730 MIl Jumper settings may be changed as needed However any deviation from the default settings should be approached with care and knowledge of the schematics and datasheet An incorrect jumper setting may disable the board Note A dashed line in the Settings column indicates an installed jumper All jumper settings are shown in their default state self powered internal Ethernet PHY operation Table 2 1 Jumpers JUMPER DESCRIPTION SETTINGS IN Connects J2 external host reset input to JP5 for input to nRESET OUT Disconnects J2 external host reset JP1 External Host Reset Connect 1 2 input to JPS for input to nRESET Note JP5 must also be installed to utilize an external host reset input on J2 IN 1 2 V power supplied by an external JP2 1 2 V Power Supply Select 1 2 1 2 V power source Note 2 1 DNP OUT 1 2 V power supplied by the LAN9730 s internal regulator 1 2 Selects external Ethernet PHY JP4 Ethernet PHY Select 2 3 Selects internal LAN9730 Ethernet PHY IN Connects external reset events S1 J1 J2 to nRESET JPS External Reset Connect ui OUT Disconnects external reset events S1 J1 J2 to nRESET IN Connects Ethernet Speed LED 1 2 indicator T1 Yellow OUT Disconnects Ethernet Speed LED indicator T1 Yellow IN Connects Ethernet Link Activity LED JPG LED Connects 3 4 indicator T1 Green Note 2 2 OUT Disconnects Ethernet Link Activity LED indicator T1 Green IN Connects Ethernet Full Duplex
4. SMSC SUCCESS BY DESIGN EVB LAN9730 MII Evaluation Board User Manual Il 1 LANT3O NIT CEB 1 ASST 6660 d 3 1 LT LINEAR LT1086 Copyright 2011 SMSC or its subsidiaries All rights reserved Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications Consequently complete information sufficient for construction purposes is not necessarily given Although the information has been checked and is believed to be accurate no responsibility is assumed for inaccuracies SMSC reserves the right to make changes to specifications and product descriptions at any time without notice Contact your local SMSC sales office to obtain the latest specifications before placing your product order The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC s standard Terms of Sale Agreement dated before the date of your order the Terms of Sale Agreement The product may contain design defects or errors known as anomalies which may cause the product s functions to deviate from published specifications Anomaly sheets are available upon request SMSC products are not designed intended autho
5. ble 1 1 References DOCUMENT LOCATION SMSC LAN9730 Datasheet http www smsc com lan9730 AN8 13 Suggested Magnetics http www smsc com lan9730 SMSC EVB LAN9730 MIl Evaluation Board Schematic http www smsc com lan9730 SMSC LAN9730 3 Revision 1 0 10 14 11 USER MANUAL EVB LAN9730 MIl Evaluation Board User Manual EP smsc 2 Board Details This section includes the following EVB LAN9730 MIl board details Configuration Mechanicals 2 1 Configuration The following sub sections describe the various board features including jumpers LEDs test points and system connections A top view of the EVB LAN9730 MIl is shown in Figure 2 1 JTAG JP10 JP11 HSIC g A 7 7 EX EMMALAESTIN Tsu IN i m C LAN9730 NIT CEB ASSY 6660 Hcg 3 M3 JMe mo a a 3 A sy m f m eT T TH am vo Y a amt a MII JP10 JP11 JP2 Ethernet Port LEDA 5V Power Testpoints JP13 JP14 JP9 integrated LEDs Input Figure 2 1 EVB LAN9730 MIl Top View Female Mil Connector Note The EVB LAN9730 MII includes a 2 A fuse F1 to protect from overcurrent conditions If this fuse becomes damaged it can be replaced with a 2 A Littlefuse 154002 DR Revision 1 0 10 14 11 4 SMSC LAN9730 USER MANUAL EVB LAN9730 MII Evaluation Board User Manual EP smsc 2 1 1 Jumpers The following table details the jumper definitions and default settings for the
6. d via the onboard 40 pin female MII connector The onboard 256x8 EEPROM is used to load the EVB LAN9730 MIl s USB configuration parameters and MAC address EVB LAN9730 MIl software drivers are available for Windows XP Windows Vista Mac OS X Linux and Windows CE Additional manufacturing and diagnostic tools are available for debugging and external EEPROM configuration A simplified block diagram of the EVB LAN9730 MIl can be seen in Figure 1 1 External PHY JTAG Header Ethernet Data HSIC_DATA Strobe HSIC_STROBE HSIC Coax Connectors EVB LAN9730 MIl Figure 1 1 EVB LAN9730 MIl Block Diagram Revision 1 0 10 14 11 2 SMSC LAN9730 USER MANUAL EVB LAN9730 MII Evaluation Board User Manual EP smsc The EVB LAN9730 MIl kit includes two U FL coaxial cables Hirose part number U FL 2LP 068N2 A 100 used for connection of the HSIC Data and Strobe signals to a USB HSIC Host A U FL RF coaxial cable extraction tool Hirose part number U FL LP N 2 is provided for properly removing the coaxial cables from the HSIC interconnects The HSIC coaxial cables and extraction tool can be seen in Figure 1 2 Note To avoid inadvertent damage do not use the extraction tool while the EVB LAN9730 MII is powered Figure 1 2 EVB LAN9730 MIl Coaxial Cables and Extraction Tool 1 1 References Concepts and material available in the following documents may be helpful when using the EVB LAN9730 MIl Ta
7. is configured to utilize the LAN9730 s 1 2 V internal regulator by default JP2 depopulated and JP9 populated in the 1 2 position To utilize an external 1 2 V power source JP2 must be populated and JP9 must be populated in the 2 3 position Incorrect JP2 and JP9 jumper settings may disable the board Note 2 2 Refer to Table 2 2 LEDs for descriptions of the various LED functions Revision 1 0 10 14 11 6 USER MANUAL SMSC LAN9730 EVB LAN9730 MII Evaluation Board User Manual EP SMSE 2 1 2 LEDs Table 2 2 LEDs REFERENCE COLOR INDICATION LED1 Green 3 3 V Power Active Ethernet Full Duplex ON Full duplex OFF Half duplex LEDA Green Note This LED can be disabled by removing the jumper from the 5 6 position of JP6 Ethernet Link Activity Solid Link established Blinking Link activity Green OFF No link Note This LED can be disabled by removing the jumper from the 3 4 T1 position of JP6 Ethernet Speed ON 100BASE TX OFF 10BASE T Yellow Note This LED can be disabled by removing the jumper from the 1 2 position of JP6 2 1 3 Test Points Table 2 3 Test Points TEST POINT DESCRIPTION CONNECTION TP1 nRESET White Test Point nRESET LAN9730 TP2 Ground Gold Post Test Point GND TP3 5 0 V Red Test Point 5 0 V TP4 Ground Test Point DNP GND TP5 Ground Gold Post Test Point GND TP6 3 3 V Orange Test Point 3 3 V TP7 Ground Gold Post Test Point GND TP8 Ground G
8. mode nPHY_INT is an input 1x2 TDO nPHY_RST Header PIN 1 TDO nPHY_RST PIN 2 Ground TP13 Note In internal PHY mode TDO output Adam Tech PH1 2 U A is enabled In external PHY mode nPHY_RST output is enabled for use as an external PHY reset Note 2 3 External host resets must be of the push pull type If the external host reset is open drain R7 must be removed from the PCB or the external host reset must be wired directly to JP1 2 Revision 1 0 10 14 11 8 SMSC LAN9730 USER MANUAL EVB LAN9730 MII Evaluation Board User Manual EP smsc Table 2 5 2x10 JTAG Header Pinout HEADER PIN DESCRIPTION HEADER PIN DESCRIPTION 1 nTRST 11 No Connect 2 Ground 12 Ground 3 TDO 13 No Connect 4 Ground 14 Ground 5 TDI 15 No Connect 6 Ground 16 Ground 7 TMS 17 No Connect 8 Ground 18 Ground 9 TCK 19 No Connect 10 Ground 20 3 3 V Table 2 6 2x11 MII Header Pinout HEADER PIN DESCRIPTION HEADER PIN DESCRIPTION 1 Ground 12 TXER 2 Ground 13 TXCLK 3 MDIO GPIO1 14 TXEN 4 MDC GPIO2 15 TXD0 GPIO4 EEP_DISABLE 5 TDI RXD3 16 TXD1 GPIO5 RMT_WKP 6 TMS RXD2 17 TXD2 GPIO6 PORT_SWAP 7 TCK RXD1 18 TXD3 GPIO7 50DRIVER EN 8 nTRST RXDO 19 COL GPIOO 9 RXDV 20 CRS GPIO3 10 RXCLK 21 Ground 11 RXER 22 Ground SMSC LAN9730 9 USER MANUAL Revision 1 0 10 14 11 EVB LAN9730 MII Evaluation Board User Manual EP smsc 2 1 5 Switche
9. old Post Test Point GND TP9 1 2 V Green Test Point 1 2 V TP10 Ground Gold Post Test Point GND SMSC LAN9730 7 USER MANUAL Revision 1 0 10 14 11 EVB LAN9730 MII Evaluation Board User Manual EP smsc 2 1 4 System Connections Table 2 4 System Connections PLUG HEADER DESCRIPTION PART P1 5 V Power Supply Barrel Connector CUI PJ 102AH T1 RJ45 Ethernet Port with Integrated Pulse J0011D01BNL Magnetics amp LEDs 1x2 External Reset Button Header PIN 1 GND J1 PIN 2 Reset Generator Input Adam Tech PH1 2 U A Note JP5 must be installed to utilize J1 1x2 External Host Reset Header PIN 1 nRESET J2 PIN 2 GND Adam Tech PH1 2 U A Note JP1 and JP5 must be installed to utilize J2 Note 2 3 J3 HSIC DATA Coaxial Connector Hirose U FL R SMT 1 01 J4 HSIC STROBE Coaxial Connector Hirose U FL R SMT 1 01 40 pin Female MII Connector Note This connector follows the J5 standardized MII pinout Refer to AMP 5787170 4 the EVB LAN9730 MIl schematic for additional information 2x10 JTAG Header for IEEE 1149 1 J6 Compliant TAP Controller Adam Tech PH2 20 U A Note Refer Table 2 5 to for a full pin list 2x11 MII Test Point Header J7 ae Adam Tech PH2 22 U A Note Refer Table 2 6 to for a full pin list 1x2 nPHY_INT Header PIN 1 nPHY_INT PIN 2 Ground TP11 Adam Tech PH1 2 U A Note In internal PHY mode nPHY_INT is a configurable output In external PHY
10. rized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage Any and all such uses without prior written approval of an Officer of SMSC and further testing and or modification will be fully at the risk of the customer Copies of this document or other SMSC literature as well as the Terms of Sale Agreement may be obtained by visiting SMSC s website at http www smsc com SMSC is a registered trademark of Standard Microsystems Corporation SMSC Product names and company names are the trademarks of their respective holders SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY FITNESS FOR A PARTICULAR PURPOSE TITLE AND AGAINST INFRINGEMENT AND THE LIKE AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT INCIDENTAL INDIRECT SPECIAL PUNITIVE OR CONSEQUENTIAL DAMAGES OR FOR LOST DATA PROFITS SAVINGS OR REVENUES OF ANY KIND REGARDLESS OF THE FORM OF ACTION WHETHER BASED ON CONTRACT TORT NEGLIGENCE OF SMSC OR OTHERS STRICT LIABILITY BREACH OF WARRANTY OR OTHERWISE WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES SMSC LAN9730 Revision 1 0 10 14 11 USER MANUAL EVB LAN9730
11. s Table 2 7 Switches SWITCH DESCRIPTION FUNCTION When pressed triggers a board reset Note JP5 must be installed to utilize the S1 Reset switch on board reset switch Refer to Table 2 1 Jumpers for additional JP5 information 2 2 Mechanicals Figure 2 2 details the EVB LAN9730 MIl mechanical dimensions 0 175 0 1754 0 175 0 175 SR ee _ te 5 TOP VIEW N so ET 0 175 0 175 0 175 0 1754 3 700 Figure 2 2 EVB LAN9730 MIl Mechanicals Revision 1 0 10 14 11 10 SMSC LAN9730 USER MANUAL EVB LAN9730 MII Evaluation Board User Manual EP smsc 3 User Manual Revision History Table 3 1 Revision History REVISION LEVEL amp DATE SECTION FIGURE ENTRY CORRECTION Rev 1 0 10 14 11 Initial Release SMSC LAN9730 11 Revision 1 0 10 14 11 USER MANUAL Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery amp Lifecycle Information Microchip EVB LAN9730 Mil

Download Pdf Manuals

image

Related Search

Related Contents

ML1120 UG ls 59389403 Rev 1_1 locked  2 - Oracle Documentation  「ダビング 10」対応による表示の変更と内容のご連絡  Guía del usuario de la cámara  User`s Manual  Broan 103123 Instructions / Assembly  EVGA 896-P3-1269-ER GeForce GTX 260 graphics card  OM167 - Paso Sound Products  Super Utility+ v.3 - Classic  Samsung GT-S7230E Priručnik za korisnike  

Copyright © All rights reserved.
Failed to retrieve file