Home

Artesyn Embedded Technologies - Embedded Computing Technical

image

Contents

1. 0x51 PCIE EP FREESCALE wie P5020 P5010 0x50 0x50 0552 U79 MVME8100 m mE FREESCALE P5020 2 1 2 4 EEPROM 03 0 74 PCIE SWITCH 0126 075 2 Buffer 0128 2 purer TEMP TEMP RTM SENSE SENSE CLOCK RTC VPD 2 3 1 0112 024 ung 022 EEPROM 0x4C 0x48 0 68 0 57 4 18 Reset Control CPLD The MVME8100 MVME8110 uses a Lattice LCMXO2280C CPLD to provide reset power up sequencing timers miscellaneous board logic and status control registers accessible through the P5020 P5010 LBC interface The CPLD uses early 3 3V power from the 5V backplane and can be programmed through JTAG interface pins through the JTAG connector It uses a 1 8 MHz oscillator for logic control The CPLD provides the following functions e Power control and fault detection Reset sequence and reset management MVME8100 MVME8110 Installation and Use 6806800P25 99 Functional Description e Status and Control registers e Miscellaneous control logics Watchdog timer 32 bit Tick Timers e Clock generator e Switch decoder and LED controller 4 19 Power Management The 5 volt coming from the back plane is utilized to derive all on board voltage rails To provide the required vol
2. 106 Table 5 1 MVME8100 MVME8110Specific U Boot Commands 113 Table B 1 Artesyn Embedded Technologies Embedded Computing Publications 119 Table B 2 Related Specifications 119 Table B 3 Manufacturer s Publications 121 MVME8100 MVME8110 Installation and Use 6806800P25 7 List of Tables eee 8 MVME8100 MVME8110 Installation and Use 6806800P25 List of Figures Tan Figure 1 1 Declaration of Conformity of MVME8100 35 Figure 1 2 Declaration of Conformity of MVME8110 36 Figure 2 1 Switch Locations ENP1 45 Figure 2 2 Switch Locations ENP4 Board 46 Figure 2 3 Typical Placement of aPMC XMC Module on a VME Module 51 Figure 2 4 SATA drive Installation 53 Figure 3 1 ENP1 Board Connectors LEDs Switches 59 Figure 3 2 ENP4 LEDs and Switches 60 Figure 4 1 Block Diagram ofMVME8100 86 Figure 4 2 Block Diagram of MVME8110 87 Figure 4 3 dar Co 94 Figure 4 4 SRIO Bus Top
3. Do not operate the board outside the specified environmental limits Make sure the board is completely dry and there is no moisture on any surface before applying power 42 MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation 2 2 2 Power Requirements The MVME8100 MVME8110 uses the backplane 5 V source to power each on board power supply The 3 3 V backplane supply is not utilized in order to have backward compatibility with old 3 row chassis The 12 V and 12 Vis routed through to the XMC and PMC connectors The power estimates provided in the following table is the total board consumption from 5 V excluding the PMC XMC SATA HDD SSD and USB devices Table 2 2 Operating Voltages 5 0 V 4 875 V 2 5 5 0 V 5 25 V 5 Table 2 3 Power Requirements Board Variant Power 8100 2022004015 Board idle at OS prompt 38 Watts typical MVME8110 01S E Operating load 42 Watts typical ENP1 54 Watts Max 55 C Operating conditions No RTM PMC XMC or peripherals MVME8100 202180404 Operating load 65 Watts max 85 C card edge ENP4 temperature The following table shows the power limits due to the available 5 volts pins when the MVME8100 is installed in either a 3 row or 5 row chassis and when PMCs XMCs are present Chassis Type Power Limit Power limits PMCs or XMCs 1 Keep below power limit Cooling limitations must be considered MVM
4. Pin Name Signal Description PinName Signal Description 2 JTAG TRST 34 IDSELB 3 JTAG TMS 35 TRDY 4 JTAG TDO 36 3 3V 5 JTAG TDI 37 GND 6 GND 38 STOP 7 GND 39 PERR 8 NC 40 GND 9 NC 41 3 3V 10 NC 42 SERR 11 BUSMODE2 43 CBE1 Pulled UP 12 3 3V 44 GND 13 PCI RESET 45 AD 14 14 BUSMODE3 46 AD 13 PULLED DWN 15 3 3V 47 M66EN 16 BUSMODE4 48 AD 10 PULLED DWN 17 NC 49 AD 8 18 GND 50 3 3V 19 AD 30 51 AD7 20 AD 29 52 REQB 21 GND 53 3 3V 22 AD 26 54 GNTB 23 AD 24 55 NC 24 3 3V 56 GND 25 IDSEL 57 NC 26 AD 23 58 EREADY MVME8100 MVME8110 Installation and Use 6806800P25 71 Connectors LEDs and Switches Table 3 9 PMC J12 J22 Connector continued Pin Name Signal Description PinName Signal Description 27 3 3V 59 GND 28 AD 20 60 RSTOUT 29 AD 18 61 ACK64 30 GND 62 3 3V 31 AD 16 63 GND 32 CBE2 64 NC Table 3 10 PMC 13 23 Connectors Pin Name Signal Description PinName Signal Description GND AD48 AD 47 AD 46 AD 45 GND 3 3V AD 44 AD 43 AD 42 AD 41 GND GND AD 40 AD 39 AD 38 AD 37 GND 72 MVME8100 MVME8110 Installation and Use 6806800P25 Table 3 10 PMC J13 J23 Connectors continued Connectors LEDs and Switches Pin Name Signal Description Pin Name Signal Description GND AD 36 AD 35 AD 34 AD 33 GND 3 3V AD 32 NC NC NC
5. About this Manual one 11 Safety Notes in 17 Sicherheits himi eise uso dur Rear REF 21 1 Introduction c iio une 27 Tel Features nis eh 27 1 2 Standard Compliances anne een cae eh nr ee a Rec ed 34 13 Mechanical Data 1 sse a esse ea en ner 37 1 4 OrderingiInformation een ee ee sek 37 1 4 1 Supported Board Models 37 1 4 2 Board Accessories ee 38 2 Hardware Preparation and Installation 39 2 1 Unpacking and Inspecting the Board 40 2 2 Requirements green er ee 41 2 2 1 Environmental Requirements 41 2 2 2 POWEPREQUITEMENTS isi orita 43 2 2 3 Thermal Requirements 44 2 2 4 Thermally Significant Components 44 2 2 5 44 2 3 Configuring the Board 44 2 4 Installing Accessorles nennen mee cag BRD Einen 46 2 4 1 Rear Transition Module 47 2 42 PMC XMC Installation
6. VITA Standards Organization VME64 ANSI VITA 1 1994 VME64 Extensions ANSI VITA 1 1 1997 MVME8100 MVME8110 Installation and Use 6806800P25 119 Related Documentation Table B 2 Related Specifications continued Organization and Standard Document Title 2eSST Source Synchronous Transfer ANSI VITA 1 5 2003 Processor PMC ANSI VITA 32 2003 PCI X for PMC and Processor PMC ANSI VITA 39 2003 XMC Switched Mezzanine Card Auxiliary Standard September 2005 VITA 42 0 2005 XMC PCI Express Protocol Layer Standard June 2006 VITA 42 3 2006 Conduction Cooled PMC ANSI VITA 20 2001 PMC I O Module PIM Draft Standard VITA 36 Draft Rev 0 1 July 19 1999 Universal Serial Bus Universal Serial Bus Specification Revision 2 0 April 27 2000 PCI Special Interest Group PCI Local Bus Specification Revision 2 2 PCI Rev 2 2 December 18 1998 PCI X Electrical and Mechanical Addendum to the PCI Local Bus Specification PCI X EM 2 0a Revision 2 0a August 22 2003 PCI X Protocol Addendum to the PCI Local Bus Specification Revision 2 0a PCI X PT 2 0a July 22 2003 Institute for Electrical and Electronics Engineers Inc IEEE Standard for a Common Mezzanine Card CMC Family IEEE1386 Oct 25 2001 IEEE Standard Physical and Environmental Layer for PCI Mezzanine Cards IEEE1386 1 PMC Oct 25 2001 IEEE 1101 2 1992 IEEE 1101 10 1996 IEEE 1101 1 1998 Conduction cooled VME mechanics Additional Me
7. MVME8110 Installation and Use 6806800 25 85 Functional Description 41 Block Diagram Figure 4 1 illustrates the MVME8100 architecture Figure 4 1 Block Diagram of MVME8100 Front Panel Micro use ras XMC I O1 PMC 02 variant JACK RESET NOTE Front panel connectors are not assembled on conductiorcooled PMC PMC XMC 2 5 HDD SSD Site1 Site2 8GB PCle 64 bit PCle 133MHz 512kB a PCEX MRAM ala 3 SDHC PCIe to PCIe to HE PCI X PCI X Multi Protoco Transceiver 16MB DDR3 ECC PGI xh CPLD Dua Flash MUX MUX BEN DEMUX DEMUX DDR3 ECC 0 1 PCle 4 x o 5 gp lt PCle SATA PCle 8 PCle Laial PCle Bus SATA PCIe Switc CTRL Freescale PCle QorIQ P5020 Quad ges PCIe to UART PCI X sromf sRIO m 5 ui 5 5 5 m 133MHz U d PCle PGUX sRIO PCle x IDT 8 NTB 2 E MUX MUX 4 Multi Protocol DEMUX DEMUX Transceivers PHYL 2 3 USB Of e Hub a 9S 5 4 8 8 lt lt 3 amp lt 8 l E 1373 E 4133321 2 8 5 8212 x 5 x 2 P1 P2BP 86 MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description Figure 4 2 illustrates the MVME8110 architecture Figure 4 2 Block Diagram MVME8110 Front Panel PMC XMC PME ELA Site 1
8. 48 24 3 SATAN Stallationis su scans a ae 51 2 5 Installing and Removing the 54 2 6 Completing the Installation 56 3 Connectors LEDs and Switches 59 3 1 CONNECTORS e EDO ee 60 3 1 1 External Connectors 61 MVME8100 MVME8110 Installation and Use 6806800P25 3 Contents 3 1 1 1 Front Panel Connectors 61 3 1 1 2 Backplane Connectors 62 3 1 2 On Board Connectors ER Punks 68 3 2 LEDS iius AG weed ee 77 3 2 1 On board La 78 3 3 SWIECHES e RE 78 3 3 1 Configuration Switches 2 cece een nen hen 79 1 252 79 3 3 1 2 S3 SWIER sauer ass ae es Rd ern 80 33 13 SA SWIEGIV u ee PAN 82 3 3 1 4 S5 Switcli ses needed rasante se ren 82 3 3 1 5 Reset Abort Switch 83 4 Functional Description eo en 85 4 1 Block Diagram ren en eh es 86 4 2 Processor nase near ine een 88 4 3 System MOMON ea ee ee 88
9. MVME8110 Installation and Use 6806800P25 51 Hardware Preparation and Installation Read all notices and follow the steps to install a SATA drive on the baseboard Logic Ground to Chassis Ground Isolation The MVME8100 MVME8110 heat frames are isolated from the board logic ground Installing a SATA drive which has a metallic case connected to the drive logic ground will result in a short between chassis ground and the MVME8100 MVME8110 logic ground Damage of Circuits Electrostatic discharge and incorrect installation and removal can damage circuits or shorten their life Before touching the board or electronic components make sure that you are working in an ESD safe environment Product Damage Inserting or removing modules with power applied may result in damage to module components Before installing or removing additional devices or modules read the documentation that came with the product 52 MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation Figure 2 4 SATA drive Installation REMOVE PMC REMOVE PMC BRACKET Mounting Posts STEP 1 V STEP 2 ASSEMBLE FOUR MTG SCREWS FROM SIDE 2 OF THE BOARD STEP 3 STEP 6 Use the following steps to install a SATA drive 1 Wear an ESD strap to your wrist and fix the other end of the ESD strap to an electrical ground 2 Secure mounting brackets to each side of SATA drive as shown
10. S4 Switch 55 Switch Reset Abort Switch MVME8100 MVME8110 Installation and Use 6806800 25 Connectors LEDs and Switches 3 3 1 Configuration Switches The following sections describe the on board switches and their configurations for the MVME8100 MVME8110 Board Malfunction Switches marked as reserved might carry production related functions and can cause the board to malfunction if their setting is changed Do not change settings of switches marked as reserved The setting of switches which are not marked as reserved has to be checked and changed before board installation 3 3 1 1 S2 Switch The Switch Bank S2 provides watchdog control serial port configuration and PO fabric selection Table 3 16 52 Switch Settings Position Default Description OFF OFF Watchdog Disabled ON Watchdog Enabled OFF Serial Console Port to Front Panel ON Serial Console Port to P2 RTM panel OFF P2 Serial Port 0 is RS232 ON P2 Serial Port 0 is RS422 485 OFF P2 Serial Port 2 is RS232 ON P2 Serial Port 2 is RS422 485 OFF P2 Serial Port 3 is RS232 ON P2 Serial Port 3 is RS422 485 OFF OFF Front Panel console Port is RS232 ON Front Panel console Port is RS422 485 MVME8100 MVME8110 Installation and Use 6806800P25 79 Connectors LEDs and Switches 3 3 1 2 80 Table 3 16 52 Switch Settings Position Default Description OFF OFF Select SRIO for
11. 3V not used 714 GND Z15 217 NC GND NC 3 3V not used z18 GND 3 2 not NC GND NC IACKOUT 3 3V not used GND AM 4 MVME8100 MVME8110 Installation and Use 6806800P25 NC 3 3V not used NC GND 63 Connectors LEDs and Switches Table 3 4 P1 Connectors continued P1 Connector 1st Row P1 Connector 2nd Row P1 Connector 3rd Row P1 Connector 4th Row P1 Connector 5th Row Pin Signal Pin Signal Pin Signal Pin Signal Pin Signal Name Description Name Description Name Description Name Description Name Description NC 3 3V not GND used NC NC 3 3V not GND used NC A30 ADD 1 B30 IRQ1 C30 ADD 8 030 3 3V not 230 GND used A31 12V B31 5V STDBY C31 12V D31 GND Z31 NC A32 5V B32 5V C32 5V D32 5V Z32 GND Table 3 5 P2 Connectors P2 Connector 1st P2 Connector 2nd P2 Connector 3rd P2 Connector 4th P2 Connector 5th Row Row Row Row Row Pin Signal Pin Signal Pin Signal Pin Signal Pin Signal Name Description Name Description Name Description Name Description Name Description PMCIO 2 PMCIO 1 GIGE3_MD IO0_P PMCIO 4 PMCIO GND PMCIO 6 PMCIO 8 RETRY B4 ADDRESS 24 5 7 GIGE3_MD IO0_N A5 PMCIO10 5 ADDRESS 5
12. Added information about MVME8110 and Declaration of Conformity 6806800P25H October 2014 Updated Boot Options 6806800 25 July 2015 Updated CPLD Tick Timer section 16 MVME8100 MVME8110 Installation and Use 6806800P25 Safety Notes ee EMC This section provides warnings that precede potentially dangerous procedures throughout this manual Instructions contained in the warnings must be followed during all phases of operation service and repair of this equipment You should also employ all other safety precautions necessary for the operation of the equipment in your operating environment Failure to comply with these precautions or with specific warnings elsewhere in this manual could result in personal injury or damage to the equipment Artesyn Embedded Technologies intends to provide all necessary information to install and handle the product in this manual Because of the complexity of this product and its various uses we do not guarantee that the given information is complete If you need additional information ask your Artesyn Embedded Technologies representative This product is a Safety Extra Low Voltage SELV device designed to meet the EN60950 1 requirements for Information Technology Equipment The use of the product in any other application may require safety evaluation specific to that application Only personnel trained by Artesyn Embedded Technologies or persons qualified in electronics or electrical engi
13. Connectors LEDs and Switches Table 3 5 P2 Connectors continued P2 Connector 1st P2 Connector 2nd P2 Connector 3rd P2 Connector 4th P2 Connector 5th Row Row Row Row Row Pin Signal Pin Signal Pin Signal Pin Signal Pin Signal Name Description Name Description Description Name Description Name Description PMCIO 38 DATA 21 PMC 10 37 COM3_RX GIGE4_MD COM3_RX_ IOO_N N PMCIO 40 DATA 22 PMCIO 39 COM3 CTS GND _N COM3_ RX_P PMC IO 42 DATA 23 PMCIO 41 COM4_RXJ GIGE4_MD COM4_RX_ IO1_P N PMCIO 44 GND 43 COM4_CTS GND _N COM4_ RX_P PMCIO 46 DATA 24 45 COM1_TX GIGE4_MD COM1_TX_ IO1_N N PMCIO 48 DATA 25 PMCIO 47 COM1_RTS GND _N COMI_ TX_P PMCIO 50 DATA 26 PMCIO 49 COM2_TX GIGE4_MD COM2_TX_ 02 N PMC IO 52 DATA 27 PMCIO 51 COM2_RTS GND _N COM2_ TX_P PMCIO 54 DATA 28 PMCIO 53 COM3_TX GIGE4_MD COM3_TX_ 02 N PMC IO 56 DATA 29 55 COM3_RTS GND _N COM3_ TX_P 66 MVME8100 MVME8110 Installation and Use 6806800P25 Table 3 5 P2 Connectors continued Connectors LEDs and Switches P2 Connector 1st P2 Connector 2nd P2 Connector 3rd P2 Connector 4th P2 Connector 5th Row Row Row Row Row Pin Signal Pin Signal Pin Signal Pin Signal Pin Signal Name Description Name Description Name Description Name Description Name Description A29 PMCIO 58 DATA 30 PMCIO 57 C
14. GND Table 3 11 PMC J14 Connector Pin Name Signal Description PinName GND NC Signal Description 1 PMCIO 1 PMC IO 33 PMCIO 2 PMCIO 34 PMCIO 3 PMCIO 35 PMCIO 4 PMC IO 36 6 PMCIO6 PMCIO 38 PMCIO 7 PMC 39 8 PMC IO 40 PMCIO 9 PMCIO 41 PMCIO 10 PMCIO 42 MVME8100 MVME8110 Installation and Use 6806800P25 73 Connectors LEDs and Switches Table 3 11 PMC 14 Connector continued 11 PMCIO 11 43 PMCIO 43 PMCIO 12 44 PMCIO 44 PMCIO 15 47 PMCIO 47 PMCIO 16 48 PMCIO 48 PMCIO 17 49 PMCIO 49 PMCIO 18 50 PMCIO 50 PMCIO 21 53 PMCIO 53 PMCIO 22 54 PMCIO 54 PMCIO 23 55 55 PMCIO 24 56 PMCIO 56 PMCIO 27 59 PMCIO 59 PMCIO 28 60 PMCIO 60 PMCIO 29 61 PMCIO 61 PMCIO 30 62 PMCIO 62 74 MVME8100 MVME8110 Installation and Use 6806800P25 Asset JTAG Connector Connectors LEDs and Switches The MVME8100 MVME8110 contains a 20 pin 0 1 header for an Asset JTAG header The pinout for the header is given in the following table Table 3 12 Asset TAG Header Pin Assignment P12 PIN Number Description PIN Number ASSET_PRSNT_L GND on cable No Pin Key Reserved NC GND Reserved NC GND Reserved NC XMC Connector Reserved NC MVME8100 MVME8110 supports two sites The board only supports J15 for site 1 and J25 for XMC site 2 Tab
15. LE MEI ce DX 88 4 4 1 RealTime Clock 89 4 4 2 P5020 P5010 Internal Timers 89 4 4 3 Watchdog iius renee 89 4 4 3 1 Initial Hardware Watchdog 90 44 32 OS Watchdog 2 en Ran date sie dans 90 4 4 4 90 45 Ethernet Interfaces asus u en 90 4 6 SPl Interface ee un 91 4 6 1 SPI Flash Memory 91 4 6 2 Firmware Redundancy 91 4 7 MRAM 92 2 5 ee M At 92 4 9 Processor Console Port 92 4 10 Rear UART Poms anne ee ea es PR RRR EE eRe 92 4 11 PCIe ded ere dee 93 4 12 SRIO Ports eisen Goes Pas 94 4 13 PMCIXMGSIEGS en ee re eh ke 96 4 MVME8100 MVME8110 Installation and Use 6806800P25 Contents 4 13 1 PMC Add on Card zu ERREUR des 96 4 13 2 Add On ee ere erm Re e RP DIR HUE bs 97 4 14 SATA interface sen ee ee eae RR 97 2 15 VME SUP POM cce eae E EUIS Ue E NAR ee nes an 97 4
16. MVME8110 Specific U Boot Commands 113 5 4 Updating U BOOT nenne ne a 115 A Battery Exchange ioo o 2 Ben 117 Battery Exchange 117 MVME8100 MVME8110 Installation and Use 6806800P25 5 Contents B Related Documentation 119 B 1 Artesyn Embedded Technologies Embedded Computing Documentation 119 B 2 RelatedSpecifications 0 cc cece cece cece eee semen 119 Manufacturers Documents 121 6 MVME8100 MVME8110 Installation and Use 6806800P25 List of Tables z Table 1 1 Board Standard Compliances 34 Table 1 2 Mechanical D ta rn ee Eee 37 Table 1 3 Board Variant Sn ae nis 37 Table 2 1 MVME8100 MVME8110 Specifications 41 Table 2 2 Operating Voltages 43 Table 2 3 Power Requirements 12 sisi Seen re er 43 Table 3 1 Console Front Panel Connector J1 61 Table 3 2 Front Panel Tri Speed Ethernet Connector J4 61 Table 3 3 USB Connector 6 2 se arena 62 Table 3 4 en ee en 62 Table 3 5 P2ICONNECHOr S
17. PO Backplane Fabric applicable to MVME8100 only ON Select PCle for PO Backplane Fabric applicable to MVME8100 only 53 Switch The TSI148 VMEbus Status Register provides the VMEbus geographical address of the MVME8100 MVME8110 Applications not using a 5 row backplane can use these switches to manually assign board s VMEbus geographical address Note that this switch is wired parallel with geographical address pins on the 5 row connector to these switches must be in the off position when installed in a 5 row chassis in order to get the correct address from P1 connector This switch reflects the inverted states on the geographical address signals Table 3 17 53 Switch Settings Position Default Description OFF SPI FLASH Write Protect is Disabled ON SPI FLASH Write Protect is Enabled PO Connector Port B PCIE SRIO Fabric Selection Applicable to MVME8100 only OFF Port B same as Port A selection and is controlled by SW2 8 ON Port B selection is opposite Port A and is controlled by S2 8 selection MVME8100 MVME8110 Installation and Use 6806800P25 Connectors LEDs and Switches Below is the switch configuration for corresponding slot address in a 21 slot chassis 3 row backplane Table 3 18 Three Row Backplane Manual Slot Addressing 51 3 S1 4 51 5 51 6 51 7 S1 8 GAP GA 4 0 Slot Address OFF OFF OFF OFF OFF 111110 OFF OFF OFF ON OFF 111
18. Site 2 Multi Protocol Transceiver PCie x4 Freescale QorIQ P5010 751148 4 Multi Protocol Transceivers 1 LO 1000BASE T P1 P2 BP MVME8100 MVME8110 Installation and Use 6806800P25 87 Functional Description 4 2 4 3 4 4 88 Processor The P5020 QorlQ processor combines two Power architecture processor cores with high performance data path acceleration logic and network and peripheral bus interfaces required for networking telecom datacom wireless infrastructure and aerospace applications The P5010 processor has only one power architecture processor core This device can be used for combined control data path and application layer processing in routers switches base station controllers and general purpose embedded computing Its high level of integration offers significant performance benefits compared to multiple discrete devices while also greatly simplifies the board design The MVME8100 board ENP1 version is designed to use the 2 0 GHz core processor version while the ENP4 version uses the 1 8 GHz processor The MVME8110 board ENP1 version is designed to use the 1 2 GHz core processor For more information refer P5020 P5010 QorlQ Integrated Multicore Communications Processor Family Reference Manual System Memory The MVME8100 supports four GB DDR3 ECC memory using two banks of 2Gb memory devices The MVME8110 supports memory using one bank of 2Gb memory devices T
19. Watchdog Initial Hardware Watchdog IWD starts after reset deassertion This watchdog has to be serviced within 8s after a reset deassertion otherwise a IWD reset will be requested The Initial Hardware Watchdog is serviced by writing OXEEA1 to CPLD Command Status Register OS Watchdog The OS Watchdog OSWD is not armed after reset It is enabled right after the IWD is disabled The OSWD timeout is set to 108s If the timer terminates the OSWD reset sequence will be initiated OSWD is serviced and disabled by writing OXBBC2 to CPLD Command Status Register CPLD Tick Timer The MVME8100 supports four independent 32 bit timers that are implemented on the CPLD to provide fully programmable registers for the timers Ethernet Interfaces The P5020 P5010 has five dTSEC controllers The controllers can be configured to implement RGMII GMII or SGMII interfaces to external Ethernet transceivers MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description 4 6 4 6 1 4 6 2 The MVME8100 MVME8110 utilizes dTSEC4 for a dedicated front panel 10 100 1000BASE T interface and dTSEC5 for a 10 100 1000BASE T interface to the RTM P2 A Broadcom BCM5482 dual transceiver provides the RGMII gt 10 100 1000BASE T interfaces A second 10 100 1000BASE T interface to the RTM through P2 is provided using dTSEC3 in SGMII mode Broadcom BCM54616S transceiver provides the SGMII gt 10 100 1000BASE T interface The
20. addr help Print online help i2c I2C sub system iminfo Print header information for application image Extract a part of a multi image Enable or disable interrupts Return true false on integer compare Load binary file over serial line Kermit mode Load S Record file over serial line Load binary file over serial line ymodem mode Infinite loop on address range Memory display memmap Displays memory map mii MII utility commands mm Memory modify auto incrementing address mmc MMC sub system Reset nvram serial and write monitor to SPI flash mtest Simple RAM read write test mw Memory write fill nfs Boot image through network using NFS protocol nm Memory modify constant address List and access PCI Configuration Space Show information about devices on PCI bus 114 MVME8100 MVME8110 Installation and Use 6806800P25 Boot System Table 5 1 MVME8100 MVME8 1 1 0Specific U Boot Commands continued Command Description Send ICMP ECHO_REQUEST to network host printenv Print environment variables Boot image through network using RARP TFTP protocol reset Perform RESET of the CPU run Run commands in an environment variable saveenv Save environment variables to persistent storage script delimited terminated list of commands setenv Set environment variables setexpr Set environment variable as the resul
21. enthalten sind nicht beachten kann das Verletzungen oder Sch den am Produkt zur Folge haben Artesyn Embedded Technologies ist darauf bedacht alle notwendigen Informationen zum Einbau und zum Umgang mit dem Produkt in diesem Handbuch bereit zu stellen Da es sich jedoch um ein komplexes Produkt mit vielf ltigen Einsatzm glichkeiten handelt k nnen wir die Vollst ndigkeit der im Handbuch enthaltenen Informationen nicht garantieren Falls Sie weitere Informationen ben tigen sollten wenden Sie sich bitte an die f r Sie zust ndige Gesch ftsstelle von Artesyn Embedded Technologies Das Produkt wurde entwickelt um die Sicherheitsanforderungen f r SELV Ger te nach der Norm EN 60950 1 f r informationstechnische Einrichtungen zu erf llen Die Verwendung des Produkts in einer anderen Anwendung erfordert eine Sicherheits berpr fung f r diese spezifische Anwendung Einbau Wartung und Betrieb d rfen nur von durch Artesyn Embedded Technologies ausgebildeter oder im Bereich Elektronik oder Elektrotechnik qualifiziertem Personal durchgef hrt werden Die in diesem Handbuch enthaltenen Informationen dienen ausschlie lich dazu das Wissen von Fachpersonal zu erg nzen k nnen dieses jedoch nicht ersetzen Halten Sie sich von stromf hrenden Leitungen innerhalb des Produktes fern Entfernen Sie auf keinen Fall Abdeckungen am Produkt Nur werksseitig zugelassenes Wartungspersonal oder anderweitig qualifiziertes Wartungspersonal darf Abdeckunge
22. hren dass der Anwender die Genehmigung zum Betrieb des Produktes verliert Boardprodukte werden in einem repr sentativen System getestet um zu zeigen dass das Board den oben aufgef hrten EMV Richtlinien entspricht Eine ordnungsgem sse Installation in einem System welches die EMV Richtlinien erf llt stellt sicher dass das Produkt gem ss den EMV Richtlinien betrieben wird Verwenden Sie nur abgeschirmte Kabel zum Anschluss von Zusatzmodulen So ist sichergestellt dass sich die Aussendung von Hochfrequenzstrahlung im Rahmen der erlaubten Grenzwerte bewegt Warnung Dies ist eine Einrichtung der Klasse A Diese Einrichtung kann im Wohnbereich Funkst rungen verursachen In diesem Fall kann vom Betreiber verlangt werden angemessene Ma nahmen durchzuf hren 1 Besch digung des Produktes Hohe Luftfeuchtigkeit und Kondensat auf der Oberfl che des Produktes k nnen zu Kurzschl ssen f hren Betreiben Sie das Produkt nur innerhalb der angegebenen Grenzwerte f r die relative Luftfeuchtigkeit und Temperatur Stellen Sie vor dem Einschalten des Stroms sicher dass sich auf dem Produkt kein Kondensat befindet MVME8100 MVME8110 Installation and Use 6806800 25 Sicherheitshinweise Besch digung von Schaltkreisen Elektrostatische Entladung und unsachgem er Ein und Ausbau des Produktes kann Schaltkreise besch digen oder ihre Lebensdauer verk rzen Bevor Sie das Produkt oder elektronische Komponenten ber hren vergewissern Sie
23. in step 1 of Figure 2 4 Attach SATA adapter board to SATA drive as shown in step 2 of Figure 2 4 4 Use two screws to secure adapter to mounting brackets as shown in step 3 of Figure 2 4 MVME8100 MVME8110 Installation and Use 6806800P25 53 Hardware Preparation and Installation 2 5 54 5 Remove PMC XMC bracket and mounting posts from site 2 as shown in step 4 of Figure 2 4 6 Attach SATA drive assembly with adapter board and mounting brackets to the board at PMC XMC site 2 as shown in step 5 of Figure 2 4 Make sure that the SATA adapter connector is fully mated with the board SATA connector 7 Secure SATA drive assembly to board using four screws inserted from the bottom side of the board as shown in step 5 of Figure 2 4 Installing and Removing the Board This section describes the recommended procedure for installing the MVME8100 MVME8110 board chassis The MVME8100 MVME8110 does not support hot swap you must remove power to the slot or system before installing the module Before installing the MVME8100 MVME8110 ensure that the serial ports and switches are properly configured Installation Procedure Before you install your module please read all cautions warnings and instructions presented in this section Damage of Circuits Electrostatic discharge and incorrect installation and removal can damage circuits or shorten their life Before touching the board or electronic components make sure
24. interference at his own expense Changes or modifications not expressly approved by Artesyn Embedded Technologies could void the user s authority to operate the equipment Board products are tested in a representative system to show compliance with the above mentioned requirements A proper installation in a compliant system will maintain the required performance Use only shielded cables when connecting peripherals to assure that appropriate radio frequency emissions compliance is maintained Operation Product Damage High humidity and condensation on the board surface causes short circuits Do not operate the board outside the specified environmental limits Make sure the board is completely dry and there is no moisture on any surface before applying power Damage of Circuits Electrostatic discharge and incorrect installation and removal can damage circuits or shorten their life Before touching the board or electronic components make sure that you are working in an ESD safe environment Board Malfunction Switches marked as reserved might carry production related functions and can cause the board to malfunction if their setting is changed Do not change settings of switches marked as reserved The setting of switches which are not marked as reserved has to be checked and changed before board installation 18 MVME8100 MVME8110 Installation and Use 6806800 25 Safety Notes Installation Data Loss Poweri
25. support the 2 5 SSD HDD on board The connector interface to the MVME8100 MVME8110 board is compatible with the Artesyn Embedded Technologies SATA mounting kit MVME8 100 HDMTKITA which contains a SATA adapter board screws and mounting brackets The SATA adapter board provides a standard SATA connector to support horizontal mounting of the HDD SSD MVME8100 MVME81 10 utilizes Marvell s 88SE9125B1 88SE9125CO SATA controller This is a PCI Express 2 0 to dual SATA 3 0 Host Bus Adapter It employs the latest SATA PHY technology operating at 1 5Gbps or 3 0Gbps VME Support The MVME8100 MVME8110 is designed to comply with VME ANSI VITA 1 5 2003 2eSST The MVMES8100 MVME8110 supports most of the addressing and data transfer modes defined by the VME64 VME64x and 2eSST specifications The MVME8100 MVME8110 can operate in System Controller SCON mode or in Non SCON mode This is determined by on board switch settings on S4 MVME8100 MVME8110 Installation and Use 6806800P25 97 Functional Description 4 15 1 Tsi148 VME Controller The Tsi148 provides the required VME64 VME64X and 2eSST functions TI SN74VMEH22501 transceivers buffer the VME signals between Tsi148 and the VME backplane Refer to the DT Tsi148 User s Manual for additional details and programming information 4 15 2 Tsi384 PCle to PCI PCI X Bridge The PCle to PCI PCI X Bridge function required to interface to the Tsi148 is provided by the Tundra Tsi384 device
26. to an IDT 32NT24AG2 PCle switch for expansion of the PCle ports The IDT switch is a 32 lane Gen 2 device and can support up to 24 ports 8 of which are capable of NT function Each port of the switch is configured to operate at Gen 1 data rate The configuration of the ports and the partitioning of the switch into a single or multiple domains is controlled by an I2C eeprom connected to the PCle switch master SMbus and loaded into the switch following reset The board provides two separate eeproms so that separate configuration data can be maintained for the MVME8100 MVME8110 operating as a root complex or as an end point on the PO connector ports for MVME8100 The selection of the root complex or end point eeprom for loading the configuration data after reset is determined by the root complex configuration switch S4 2 see 54 Switch on page 82 The eeproms can be reprogrammed from the processor using the I2C master interface in the IDT device A swap bit in CPLD control register can be used to temporarily swap the eeprom device addressing so that the alternate eeprom can be reprogrammed A diagram of the PCle port configuration is shown in the figure below MVME8100 MVME8110 Installation and Use 6806800P25 93 Functional Description 4 12 94 Figure4 3 PCle Ports a PoHsas PCIe 8 X4 SRIO X4 SRIO p gt Port 8 Note P4 and P6 are disabled on MVME8110 SRIO Ports The MVME8100 als
27. watchdog will trigger a board reset and the CPLD logic automatically toggle chip selects and tries to boot on the other device MVME8100 MVME8110 Installation and Use 6806800P25 91 Functional Description 4 7 4 8 4 9 4 10 92 MRAM The MVME8100 MVME8110 includes one MR2A16AVYS35 MR2A16AYS35 512 KB MRAM device to provide a non volatile memory that has virtually unlimited writes 100 trillion fast access and ten years data retention without power The MRAM is organized as 256Kx16 and accessible through the P5020 P5010 local bus eMMC The MVME8100 MVME8110 contains a soldered down 8GB eMMC device connected to the P5020 P5010 eSDHC interface The eSDHC interface operates in four bit MMC mode and supports up to 200Mbps data transfer for MMC card using four parallel data lines Processor Console Port The MVME8100 MVME8110 utilizes P5020 P5010 UART1 port for the processor console interface This console interface can be routed to the front panel or the P2 connector using configuration switches The front panel port can be configured for RS 232 or RS 422 RS 485 modes RS 232 mode supports RX TX RTS and CTS signals Only four wire full duplex RX TX is supported in RS422 485 mode The signaling mode is selected through on board configuration switches The default baud rate on the front panel serial is 9600 baud The physical front panel console connector is a male micro min DB 9 A male to male micro mini DB
28. 020 P5010 Internal Timers The P5020 P5010 provides a total of eight global timers it is divided into two groups group A and group B Each group has four timers Each timer has four individual configuration register However these two groups of timers cannot be cascaded together Watchdog Timers The CPLD has two watchdogs timers the Initial Hardware Watchdog IWD and the OS Watchdog OSWD The Initial Hardware Watchdog is used to guard loading of U Boot and to prevent board hanging up U Boot has to service IWD before timeout or IWD will request Power On Reset Following a board reset the board will try to boot from the U Boot Flash selected by the configuration switches If IWD is not serviced in time by U Boot then following the IWD reset the board will attempt to boot from the alternate SPI1 U Boot Flash device MVME8100 MVME8110 Installation and Use 6806800P25 89 Functional Description 4 4 3 1 4 4 3 2 4 4 4 4 5 90 The OS Watchdog OSWD is used to guard loading of the operating system The OS has to service OSWD before timeout or OSWD will request a hard reset sequence to reset the board If IWD is not serviced after switching over to the SPI1 U Boot Flash board will infinitely try to boot to SPI1 U Boot Flash By default U Boot will disable both the IWD and the OSWD The configuration switch S2 1 is used to enable or disable both watchdogs By default the watchdogs are disabled Initial Hardware
29. 1 uImage fatload usb 0 1 2000000 File_ramdisk fatload usb 0 1 00000 File_dtb Bootthe Linux in memory bootm 1000000 2000000 00000 MVME8100 MVME8110 Installation and Use 6806800P25 111 Boot System 5 2 4 Booting from eMMC 1 Makesurethatthekernel dtb and ramdisk are saved inthe onboard eMMC device with FAT partition 2 Configure the U Boot environment variable setenv File_ulmage lt kernel_image gt setenv File_dtb lt kernel dtb gt setenv File_ramdisk lt ramdisk gt saveenv 3 Initialize eMMC mmcinfo 4 Load the files from the eMMC to the memory option mmc interface 0 1 device 0 partition 1 fatload mmc 0 1 1000000 File_ulmage fatload mmc 0 1 2000000 File_ramdisk fatload mmc 0 1 00000 File_dtb 5 Boot the Linux in memory bootm 1000000 2000000 00000 5 2 5 Booting VxWorks Through the Network this mode the U Boot downloads and boots VxWorks from an external TFTP server 1 Make sure that the VxWorks image is accessible by the board from the TFTP server 2 Configure U Boot environment variables setenv ipaddr lt IP address of MVME8100 MVME8110 gt setenv serverip lt IP address of TFTP server gt setenv gatewayip lt gateway IP gt setenv netmask lt netmask gt setenv vxboot tftpboot vxbootfile amp amp setenv bootargs Svxbootargs amp amp bootvx setenv vxbootfile lt VxWorks_image gt setenv vxbootargs dtsec 3 0 lt IP address of TFTP server gt VxWor
30. 101 ON OFF 011100 111011 011010 011001 OFF ore orr OFF OFF 110111 ON OFF 010110 010101 1 10100 010011 o FF ON ON AE 110010 OFF FF 110001 ra OFF 0 10000 101111 001110 001100 OFF OFF ON 101100 FEE OFF ON 001011 OFF ON OFF ON OFF 101010 MVME8100 MVME8110 Installation and Use 6806800P25 81 Connectors LEDs and Switches 3 3 1 3 S4Switch The 54 switch includes the SCON control and PCIE SRIO PO root complex endpoint configuration switches for MVME8100 The 54 switch of MVME8110 includes SCON control only The VMESCON AUTO switch is OFF to select Auto SCON mode The switch is ON to select manual SCON mode which works in conjunction with the VME SCON SEL switch The VME_SCON_SEL switch is OFF to manually select SCON mode This switch is ON to manually select non SYSCON mode This switch is only effective when the VME SCON AUTO switch is ON Table 3 19 54 Switch Settings Position Default Description Clear Environment Variables OFF Disable Clear Environment Variables ON Enable Clear Environment Variables At reset uboot ENV variables are set to default values OFF Configure PCle SRlo Switches as PO Root Complex applicable to MVME8100 only ON Configure PCle SRIO Switches as PO Endpoint applicable to MVME8100 only 1 OFF 2 OFF 3 OF
31. 15 1 Tsi148 VME Controller 98 4 15 2 Tsi384 PCle to PCI PCI X Bridge 98 98 4 17 12C Devices russ ae ee Dr en 98 4 18 Reset Control ence nent mm eer 99 4 19 Power Management a 100 4 19 1 Power Distribution Structure 101 4 19 2 Power Sequence 5 101 4 20 Clock Structure unsre en be ee RR eo 102 4 21 RESCESUUCIUICS ua ea en 103 4 22 Interrupt Controller 5 105 4 23 GPIO Electrical Characteristics 106 4 24 Thermal Management 106 5 BootSystem ss 109 5 1 ACCESSING U BOOt une ee RR 109 5 2 BOGE OPTIONS en nie ioe eww ead Pe d 110 5 2 1 Booting from a Network 110 5 2 2 Booting from an Optional SATA 111 5 2 3 Booting from a USB Drive 111 5 2 4 Bootingfrom 112 5 2 5 Booting VxWorks Through the Network 112 5 3 MVME8100
32. 16 Freescale P5020 P5010 2 5V 1 5A max LTC3026EDD PBF Broadcom Broadcom BCM 546165 BCM5482SHA2 IFBG IDT32NT24AG2 Exar ST 16 554 QUART 3 3V IDT 32NT24AG2 TPS40193DRCR IDT TSI384 15A max Freescale P5020 P5010 Freescale MR 2 16MRAM Broadcom BCM54616S IDT TSI 148 IDT CPS 1616 Marvell 88SE9125 Maxim MAX 3160E SMSC USB 2512Bi USB Hub Texas SN74LVTH126 Texas SN74 VMEH22501 Texas SN74LVC125A 4 19 2 Power Sequence Requirements The CPLD power sequence timing is designed to support all the MVME8100 MVME8110 devices supply voltage sequencing requirements MVME8100 MVME8110 Installation and Use 6806800P25 101 Functional Description 4 20 Clock Structure Figure 4 8 shows the clock tree implementation for the MVME8100 MVME8110 Figure 4 7 Clock Structure 100 Mhz Differential HCSL _ P5020 P5010 SERDES REF1 100 Mhz Differential HCSLJ lt P5020 P5010 SERDES REF2 ICS9FG104 100 Mhz Differential HCSL 32NT24AG2 GCLKO 100 Mhz Differential HcSL lt 32NT24AG2 GCLK1 25Mhz LVCMOS 25Mhz LVCMOS BCM5482 PHY 25Mhz 25MHz 1CS83905 546165 PH
33. 2006 A11 2009 2011 65 EU RoHS Directive As manufacturer we hereby declare that the product named above has been designed to comply with the rele vant sections of the above referenced specifications This product complies with the essential health and safety requirements of the above specified directives We have an internal production control system that ensures compliance between the manufactured products and the technical documentation 04 028 2014 Tom Tuttle Manager Product Testing Services Date MM DD YYYY EMBEDDED TECHNOLOGIES MVME8100 MVME8110 Installation and Use 6806800P25 35 Introduction Figure 1 2 Declaration of Conformity of MVME8110 EC Declaration of Conformity According to EN 17050 1 2004 Manufacturer s Name Artesyn Embedded Computing Embedded Computing Manufacturer s Address Zhongshan General Carton Box Factory Co Ltd No 62 Qi Guan Road West Shiqi District 528400 Zhongshan City Guangdong PRC Declares that the following product in accordance with the requirements of 2004 108 EC 2011 65 EU and their amending directives MVME8110 Series VMEbus Single Board Computer Model Name Number MVME8110 01E MVME8110 01S MVME8110 RTM has been designed and manufactured to the following specifications EN55022 2010 EN55024 2010 Edition 2 2011 65 EU RoHS Directive As manufacturer we hereby declare that the product named above has been designed to comply with the rele vant sections of the abo
34. 2_EN CLK M 1 5840607 lt PWR V3P3 PWR V2P5 EN gt 1CS841664 lt lt PWR PWR V1P1 lt PWR EN CPU PWR V1P2 SW PORESET lt PWR V1P5 S3 EN CPU HRESET N gt FREESCALE lt V1P5 S5 CPU RESET REQ N P5020 P5010 lt lt PWR V3P3 MISC P2 BPSWITCH N 4 a Connector 104 MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description 4 22 Interrupt Controller Assignments The following table shows the external interrupts connected to the P5020 P5010 Table 4 1 P5020 P5010 External Interrupt Assignments P5020 P5010 Interrupt Description IRQO None Reserved IRQ1 BCM5482 INT1 BCM5482 PHY interrupt 1 from LED_P1 2 pin IRQ2 BCM5482 INT2 BCM5482 PHY interrupt 2 from LED_P2 2 pin IRQ3 GPIO21 QUART_IRQO Quart Interrupt INTA IRQ4 GPIO22 QUART_IRQ1 Quart Interrupt INTB IRQ5 GPIO23 QUART IRQ2 Quart Interrupt INTC IRQ6 GPIO24 QUART IRQ3 Quart Interrupt INTD IRQ7 GPIO25 CPLD TEMP INT L Board Temperature interrupt routed through CPLD IRQ8 GPIO26 TIMER INT L CPLD Internal Timers and Abort IRQ IRQ9 GPIO27 BCM54616S INT BCM54616S PHY interrupt from LED4 pin IRQ10 GPIO28 SRIO IRQ INT 80HCPS1616 SRIO IRQ_N pin applicable to MVME8100 only IRQ11 GPIO29 RTC INT L RIC interr
35. 2x USB 2 0 controllers with integrated PHYs 5x GbE controllers SGMII RGMII 1x 10GbE controller SD MMC eMMC controller Local bus controller SPI controller 4 CS 2x 12 controllers Dual UART RAID5 6 engine SEC not present Programmable interrupt controller e System Memory Up to AGB Single Channel DDR3 1333 memory with ECC SMBus One 512 Kbit user configuration serial EEPROM 256B SPD EEPROMs One 64 Kbit VPD EEPROM RTC with battery backup Temperature Sensors RTM and XMC VPD EERPOMs e FLASH Two soldered SPI FLASH 8MB each switchable for uboot primary backup support Hardware switch or Software bit write protection for entire logical bank Eight GB eMMC Flash NVRAM 512 KB MRAM MVME8100 MVME8110 Installation and Use 6806800P25 31 Introduction PCI Express One 8X Port to PMC XMC Site 1 One 4X Port to PMC XMC Site 2 USB One USB 2 0 for front panel I O Two USBs 2 0 for backplane RTM I O e Ethernet 10 100 1000BASE T Ethernet port to front panel only in air cooled variant Two 10 100 1000BASE T Ethernet channels to P2 RTM e Serial Ports RS232 422 485 console port to front panel Upto 4RS232 422 485 COM ports to P2 RTM VME Bus VME64x and 2eSST Timers Eight 32 bit timers in CPU Watchdog timer in CPU PMC XMC Two PMC XMC sites with 64 bit PMCIO on Site 1 SSD Option for 2 5 inch SATA drive PMC XMC Site 2 Interface Two
36. 600n8 ramdisk_size 700000 cache sram size 0x10000 saveenv 3 Transfer the files through the TFTP from the server to the local memory tftp 1000000 lt kernel_image gt tftp 2000000 lt ramdisk gt tftp 00000 lt kernel dtb gt 4 Boot the Linux from the memory bootm 1000000 2000000 00000 110 MVME8100 MVME8110 Installation and Use 6806800P25 Boot System 9 2 2 5 2 3 Booting from an Optional SATA Drive 1 Make surethatthe kernel dtb ramdisk saved the SATA drive with ext2 partition Configure U Boot environment variable setenv File_ulmage lt kernel_image gt setenv File_dtb lt kernel dtb gt setenv File_ramdisk lt ramdisk gt saveenv Copy the files from the SATA drive to the memory option scsi interface 0 1 device 0 partition 1 ext2load scsi 0 1 1000000 File_ulmage ext2load scsi 0 1 2000000 SFile_ramdisk ext2load scsi 0 1 00000 SFile_dtb Boot the Linux in memory bootm 1000000 2000000 00000 Booting from a USB Drive 1 Make sure thatthe kernel dtb and ramdisk are saved in the USB drive with FAT partition Configure the U Boot environment variable setenv File ulImage kernel image setenv File dtb kernel dtb gt setenv File ramdisk lt ramdisk gt saveenv Initialize USB drive usb start Load the files from the USB drive to the memory option usb interface 0 1 device 0 partition 1 fatload usb 0 1 1000000 5 1
37. 8110 Installation and Use 6806800P25 23 Sicherheitshinweise Kabel und Stecker Batterie 24 Besch digung des Produktes Bei den RJ 45 Steckern die sich an dem Produkt befinden handelt es sich entweder um Twisted Pair Ethernet TPE oder E1 T1 J1 Stecker Beachten Sie dass ein versehentliches Anschlie en einer E1 T1 1 Leitung an einen TPE Stecker das Produkt zerst ren kann e Kennzeichnen Sie deshalb TPE Anschl sse in der N he Ihres Arbeitsplatzes deutlich als Netzwerkanschl sse e Stellen Sie sicher dass die L nge eines mit Ihrem Produkt verbundenen TPE Kabels 100 m nicht berschreitet e Das Produkt darf ber die TPE Stecker nur mit einem Sicherheits Kleinspannungs Stromkreis SELV verbunden werden Bei Fragen wenden Sie sich an Ihren Systemverwalter Besch digung des Blades Ein unsachgem er Einbau der Batterie kann gef hrliche Explosionen und Besch digungen des Blades zur Folge haben Verwenden Sie deshalb nur den Batterietyp der auch bereits eingesetzt wurde und befolgen Sie die Installationsanleitung Datenverlust Wenn Sie die Batterie austauschen k nnen die Zeiteinstellungen verloren gehen Eine Backupversorgung verhindert den Datenverlust w hrend des Austauschs Wenn Sie die Batterie schnell austauschen bleiben die Zeiteinstellungen m glicherweise erhalten MVME8100 MVME8110 Installation and Use 6806800 25 Sicherheitshinweise Datenverlust Wenn die Batterie wenig oder un
38. 9 to DB9 adapter cable is available under Artesyn Embedded Technologies Part Number SERIAL MINI D 30 W2400E014 Rear UART Ports The MVME8100 MVME8110 provides four asynchronous serial UART interfaces to the P2 RTM connector by utilizing Exar s ST16C554 quad UART The Quad Universal Asynchronous Receiver Transmitter QUART features 16 bytes of transmit and receive First In First Out FIFO it has a selectable receive FIFO trigger levels and data rates of up to 1 5Mbps Each UART has a set of registers that provide the user with operating status and control The QUART is a 8 bit device connected to the P5020 P5010 through the local bus controller QUART port A is multiplexed with the P5020 P5010 UART1 console port so that the console port can be routed to the RTM COM port The muxis controlled using configuration switches on S2 MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description The four ports can be configured for RS 232 or RS 422 RS 485 modes RS 232 mode supports RX TX RTS and CTS signals Only four wire full duplex RX TX is supported in RS422 485 mode The signaling mode is selected through on board configuration switches on S2 4 11 Ports The MVME8100 MVME8110 provides multiple PCI Express ports The P5020 P5010 is configured to use two x4 PCle controllers 1 and 3 on the MVME8100 MVME8110 Both controllers are configured to operate at Gen 1 data rate 2 5 Gbaud These ports are routed
39. E i Pupo bod apa 64 Table 3 6 VXS PO Connector applicable to MVME8100 only 67 Table 3 7 Customized SATA Connector J3 68 Table 3 8 PMCJ11 J21 69 Table 3 9 PMEj12 22 Connector 2 er 70 Table 3 10 PMCJ13 J23 Connectors 72 Table 3 11 Connector sree saya ee tones weal 73 Table 3 12 Asset JTAG Header Pin Assignment P12 75 Table 3 13 XMC Connectors PER ann 75 Table 3 14 FrontPanel LEDS y dla fale mae os nete ee Rn Rb TRA en 77 Table 3 15 On board LEDs Status hic p Bas a em la 78 Table 3 16 S2 Switch Settings es a a 79 Table 3 17 S3 Switch Settings enter 80 Table 3 18 Three Row Backplane Manual Slot Addressing 81 Table 3 19 S4 Switch Settings ee nee 82 Table 3 20 55 Switch Settings us ee ee en 82 Table 4 1 P5020 P5010 External Interrupt Assignments 105 Table 4 2 GPIO DC Electrical Characteristics 106 Table 4 3 GPIO Pull Down Characteristics
40. E8100 MVME8110 Installation and Use 6806800P25 43 Hardware Preparation and Installation 2 2 3 2 2 4 2 2 5 2 3 44 Thermal Requirements The MVME8100 MVME8110 module requires a minimum air flow of 10 CFM uniformly distributed across the board with the airflow traveling in the direction from PMC XMC 1 to PMC XMC 2 when operating at a 55 C 131 F ambient temperature Thermally Significant Components The chassis into which the MVME8100 MVME8110 is installed must provide sufficient airflow to maintain proper board operating temperature The P5020 P5010 processor temperature should be monitored while the board is operational to ensure that the processor core temperature does not exceed 100 C The processor core temperature can be read using the 12 sensor at address 4 on the processor 12C bus 1 For more information refer MVME8 100 MVME8110 Single Board Computer Programmer s Reference Equipment Requirements The following equipment is recommended to complete an MVME8100 MVME8110 system VMEbus system enclosure e System console terminal e Operating system and or application software Configuring the Board The board provides software control over most options Settings can be modified to fit the user s specifications To configure set the bits in the control register after installing the board in system Make sure that all user defined switches are properly set before installing a PMC XMC
41. EDs and On Board Switches their configuration for the MVME8100 MVME8110 board The following components are found on MVME8100 MVME8110 front panel Refer to Figure 3 1 for the location of each component Figure 3 1 ENP1 Board Connectors LEDs Switches Board Fail LED Console Port Micro DB9 Reset Switch User LED USB 2 0 Link LED Gigabit Ethernet Activity LED Port MVMES8100 MVME8110 Installation and Use 6806800 25 59 Connectors LEDs and Switches eee EEE Figure3 2 ENP4 LEDs and Switches Board FAIL LED USER 1 LED RESET 3 1 Connectors This section describes the pin assignments and signals for the connectors on the MVME8100 MVME8110 60 MVME8100 MVME8110 Installation and Use 6806800P25 Connectors LEDs and Switches 3 1 1 External Connectors 3 1 1 1 Front Panel Connectors The following are the Front Panel Connectors Serial Console Port J1 Front Panel Ethernet Connector J1 USB Connector J5 Table 3 1 Console Front Panel Connector 1 PIN RS232 SIGNALING RS485 SIGNALING NC NC COM 0 RX COM 0 RX COM 0 TX COM 0 TX wj N NC NC COM 0 RTS COMO COM 0 CTS COMO RX NC NC 4 5 6 7 Table 3 2 Front Panel Tri Speed Ethernet Connector 4 Note J4 is assembled only on ENP1 Pin No Signal Description VCC TDO TD2 TD2 MVME8100 MVME8110 Inst
42. F 4 OFF 3 3 1 4 S5 Switch OFF Auto VME System Controller ON Manual VME System Controller OFF VME System Controller ON VMENon System Controller The switch Bank 55 provides the boot SPI FLASH selection Table 3 20 55 Switch Settings Position Default Description OFF Boot from SPI FLASH 0 ON Boot from SPI FLASH 1 Reserved 82 MVME8100 MVME8110 Installation and Use 6806800P25 Connectors LEDs and Switches 3 3 1 5 Reset Abort Switch A dual function switch can be found in the front panel This switch can function either as a Reset or Abort button Ifthebutton is pressed for less than 3 seconds the CPLDwillgenerate an abort interrupt to the P5020 P5010 processor If the button is pressed for more than 3 seconds the CPLD will generate a board hard reset If the board is configured as System Controller the backplane VME SYSRESET signal is also asserted during a board hard reset MVME8100 MVME8110 Installation and Use 6806800P25 83 Connectors LEDs and Switches eee EEE 84 MVME8100 MVME8110 Installation and Use 6806800P25 Chapter 4 Functional Description eee i T T Q Ji The MVME8100 Single Board Computer is a GU VME VXS board based on the Freescale QorlQ P5020 processor The MVME81 10 Single Board Computer is a6U VME board based on the Freescale QorlQ P5010 processor This section describes the features of MVME8100 MVME8110 MVMES8100
43. GPIOs to RTM Form Factor Standard 6U one slot Support 0 8 and 0 85 inch slot chassis Support heat frame on both sides for Conduction cooled board e Miscellaneous One front panel RESET Switch LED front panel status indicators four user fail ready LEDs 32 MVME8100 MVME8110 Installation and Use 6806800P25 Introduction Planar status indicators Boundary scan support e Software Support VxWorks OS support Linux OS supports 32 bit e RTM Compatible with RTM assembly 0106852 10 micro DB9 connector for console port on front panel USB2 0 type A connector on front panel One front panel RJ45 connector with integrated LEDs for 10 100 1000 Ethernet channel PMC XNC site 1 front I O and rear PMC I O PMC XNC site two front I O Four Serial ports to P2 RTM two with micro DB9 connectors on RTM panel and two on planar headers Two 10 100 1000BASE T Ethernet channels to RJ45 connectors on RTM panel Two 1000 BASE BX Ethernet SERDES channels to backplane Two USB2 0 ports to RTM with USB type A connectors on RTM panel SATA port to RTM with eSATA connector RTM Two GPIOs to planar headers on RTM MVME8100 MVME8110 Installation and Use 6806800P25 33 Introduction 1 2 Standard Compliances The MVME8100 MVME8110 is designed to be CE compliant and to meet the following standard requirements Table 1 1 Board Standard Compliances Standard Descr
44. Installation and Use 6806800 25 Appendix B Related Documentation wwia B 1 B 2 Artesyn Embedded Technologies Embedded Computing Documentation The publications listed below are referenced in this manual You can obtain electronic copies of Artesyn Embedded Technologies Embedded Computing publications by contacting your local Artesyn sales office For released products you can also visit our Web site for the latest copies of our product documentation 1 Goto www artesyn com computing support product technical documentation php 2 Under FILTER OPTIONS click the Document types drop down list box to select the type of document you are looking for 3 Inthe Search text box type the product name and click GO Table B 1 Artesyn Embedded Technologies Embedded Computing Publications Document Title Publication Number MVME8100 MVME8110 Programmer s Reference 6806800P28 MVME8100 MVME8110 Quick start Guide 6806800P26 MVME8100 MVME8110 Safety Notes Summary 6806800P27 00 8110 VXS1 RTM1 RTM Installation 6806800P46 and Use Related Specifications For additional information refer to the following table for related specifications As an additional help a source for the listed document is provided Please note that while these sources have been verified the information is subject to change without notice Table B 2 Related Specifications Organization and Standard Document Title
45. MVME8100 MVME8110 Installation and Use P N 6806800 25 August 2015 Copyright 2015 Artesyn Embedded Technologies Inc All rights reserved Trademarks Artesyn Embedded Technologies Artesyn and the Artesyn Embedded Technologies logo are trademarks and service marks of Artesyn Embedded Technologies Inc 2015 Artesyn Embedded Technologies Inc All other product or service names are the property of their respective owners Intel is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries Java and all other Java based marks are trademarks or registered trademarks of Oracle America Inc in the U S and other countries Microsoft Windows and Windows Me are registered trademarks of Microsoft Corporation and Windows is a trademark of Microsoft Corporation PICMG CompactPCI AdvancedTCA and the PICMG CompactPCI and AdvancedTCA logos are registered trademarks of the PCI Industrial Computer Manufacturers Group UNIX is a registered trademark of The Open Group in the United States and other countries Notice While reasonable efforts have been made to assure the accuracy of this document Artesyn assumes no liability resulting from any omissions in this document or from the use of the information obtained therein Artesyn reserves the right to revise this document and to make changes from time to time in the content hereof without obl
46. OM4_TX GIGE4_MD COM4_TX_ _ N A30 PMCIO 60 DATA 31 PMC IO 59 COM4_RTS GND _N COM4_ TX_P PMCIO62 B31 GND PMCIO 61 Z31 GIGE4_MD 03 A32 PMCIO64 B32 5V C32 PMCIO63 D32 5V 732 GND Table 3 6 VXS PO Connector applicable to MVME8100 only Pin RowG RowF Row Row D Row C Row B Row A P1_TXO_N 1 GND P1_RXO_N P1_TX1_N P1_TX3_N AJ WIN a ELE P1_TX1_P P1_TX2_N P1_TX3_P SG_TXO_N GND P1_RX1_N P1_TX2_P P1_RX1_P SG_RXO_N P1 RXO P GND PLR2N P1_RX2_P GND PILRX3_N P1_RX3_P GD SG_TXO_ SG RXO P NC GND NC GND NC NC NC NC SATA_TX_N NC jan pe px SATA_TX_P SG_TX1_N GND SG_RX1_N NC NC GND SATA_RX_N SATA_RX_P SG_RX1_P P2_TXO_N P2 P2 P2 RXO GND GND P2 TX1 P2 P2_RX1_N P2_RX1_P P2_TX2_N P2_TX2_P P2_RX2_N MVME8100 MVME8110 Installation and Use 6806800P25 P2_RX2_P GND 67 Connectors LEDs and Switches Table 3 6 VXS PO Connector applicable to MVME8100 only continued Pin RowG Row F Row E Row D Row C Row Row 3 1 2 68 On Board Connectors The on board customized SATA connector is compatible with the MVME8100 SATA kit Following are the onboard connectors SATA connector PMC connector Asset Joint Test Access Group JTAG connector Common On chip Connector COP connector XMC con
47. PMCIO 9 D5 USB1_N 25 GIGE3_MD 25 IO1_P 64 MVME8100 MVME8110 Installation and Use 6806800P25 Table 3 5 P2 Connectors continued Connectors LEDs and Switches P2 Connector 1st P2 Connector 2nd P2 Connector 3rd P2 Connector 4th P2 Connector 5th Row Row Row Row Row Pin Signal Pin Signal Pin Signal Pin Signal Pin Signal Name Description Name Description Description Name Description Name Description 6 PMCIO 12 PMCIO 14 B6 ADDRESS C6 26 ADDRESS 27 PMCIO 11 13 GIGE3_MD 16 PMC IO 20 ADDRESS 28 B9 ADDRESS C9 29 ADDRESS 30 PMCIO 15 PMCIO 17 PMCIO 19 D9 RTM_SIO BPSWITCH N GND Z9 GIGE3_MD 102 P GND 22 ADDRESS 31 24 B12 GND 26 5V PMCIO 21 PMC IO 23 PMC IO 25 GPIO_2 GIGE3_MD 102 012 3 212 GND 12 DATA GIGE3_MD 103 uM 7 PMCIO 18 10 All 14 28 DATA 16 PMC IO 27 12C CLK GND A15 PMC IO 30 PMC IO 32 DATA 17 DATA 18 PMC IO 29 PMC IO 31 COM1_RX COM1_RX_ N COM1_CTS _N COM1_ RX_P GIGE3_MD IO3_N PMC IO 34 A18 PMC IO 36 DATA 19 B18 DATA 20 C18 PMC IO 33 PMC IO 35 COM2_RX COM2_RX_ N COM2_CTS _N COM2_ RX_P D18 GIGE4_MD 100 218 GND MVME8100 MVME8110 Installation and Use 6806800P25 65
48. The Tsi384 is responsible for bridging bi directional traffic between the PCle switch and the Tundra Tsi148 Per ANSI VITA 1 5 2003 the theoretical maximum transfer rate for a 6U VME card in 2eSST mode is 320MBps or 2 62 Gbps 4 16 USB The P5020 P5010 provides two USB 2 0 controllers with integrated PHYs The MVME8100 MVME8110 routes USB port 1 to the front panel to an upright USB Type A receptacle The DC power for the front panel USB port is supplied through Micrel s MIC2076 power switch which provides soft current limiting over current detection and power enable The P5020 P5010 USB port 2 is routed to a USB2512 hub device which provides two additional downstream USB 2 0 ports The two additional downstream ports are routed to the P2 connector for use on the RTM 4 17 12C Devices The P5020 P5010 provides four 12C controllers but only controller 1 and controller 4 are used The I2C ports are connected to multiple devices such as VPD SPD User EEPROMs switch configuration EEPROMs RTC temperature sensors RTM EEPROM EEPROMS and clock devices The RTM and XMC EEPROM addresses are configured such that they do not have an address conflict with other on board device address The I2C busses and device addresses are 98 MVME8100 MVME8110 Installation and Use 6806800 25 Functional Description shown in Figure 4 5 For more information refer MVME8100 MVME8110 Programmer s Reference Figure4 5 12C Busses
49. XXXXXXXXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Indicates a property damage message XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX aly 4 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX x No danger encou ntered Pay attention to importa nt 9 3OOO0000000000000000000000000000000000000000000000 information Summary of Changes This is the first edition of the MVME8100 MVME8110 Single Board Computer Installation and Use Part Number Publication Date Description 6806800P25A May 2012 First edition 6806800P25B November 2012 GA release 6806800P25C December 2012 Updated Standard Compliances on page 34 6806800P25D September 2013 Updated Table 1 1 Table 1 2 Table 2 1 Table 2 3 PMC XMC Installation on page 48 Table 3 2 on page 61 and Table 3 5 on page 64 Added Figure 2 2 on page 46 SATA Installation on page 51 Figure 2 4 on page 53 Figure 3 2 on page 60 Interrupt Controller Assignments on page 105 and GPIO Electrical Characteristics on page 106 MVME8100 MVME8110 Installation and Use 6806800P25 15 About this Manual Part Number Publication Date Description 6806800P25E December 2013 Added chapter Boot System 6806800P25F June 2014 Re branded to Artesyn template 6806800P25G September 2014 Changed title as MVME8100 MVME8110
50. Y XTAL 25Mnz 25Mhz LVCMOS LVCMOS 133Mhz LVCMOS gt TSI 148 ICS840S07 133Mhz LVCMOS TSI 384 VME 133Mhz LVCMOS P5020 P5010 SYSCLK 25Mhz Lvcmos 88SE9125 SATA CTRL 25Mhz LVCMOS 125Mhz LVCMOS gt P5020 P5010 ETH CTRL1 2 100 Mhz Differential HCSL XMC1 E100 Mhz Differential HCSL XMC2 25Mhz LVCMOS 100 Mhz Differential HCSL 32NT24AG2 PCLKO yl 100 Mhz Differential HCSL gt 32NT24AG2 PCLK2 ICS9FG108 0112 100 Mhz Differential HCSLJ TSI 384 PMC1 E7100 Mhz Differential HCSLJ TSI PMC2 E100 Mhz Differential TSI 384 VME 100 Mhz Differential HcSL 88SE9125 SATA CTRL ICS841664 156 25 Mhz Differential 80HCPS1616 SRIO SW gt U124 125 Mhz Differential HCSLJ R P5020 P5010 SERDES REF3 RTC 32 768 KHz 4 8432MHz 3 QUART CPLD ra 1 8432MH 32 768 KHz P5020 P5010 RTC 24MHz SG 24Mhz gt USB2512 HUB 24MHz MH 24Mhz P5020 P5010 USB 102 MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description eee 4 21 Reset Structure The MVME8100 MVME8110 reset begins after the power up sequence is completed A board reset can also be initiated using the front panel reset switch the RTM reset sw
51. allation and Use 6806800P25 61 Connectors LEDs and Switches Table 3 2 Front Panel Tri Speed Ethernet Connector 4 continued Note 4 is assembled only on ENP1 Pin No Signal Description 9 TD3 10 GND Table 3 3 USB Connector J6 Note 6 is assembled only on ENP1 Pin No Signal Description Data GND gt w 3 1 1 2 Backplane Connectors Table 3 4 P1 Connectors P1 Connector 1st P1 Connector 2nd P1 Connector 3rd P1 Connector 4th Row Row Row Row Signal Pin Signal Pin Signal Pin Signal Name Description Name Description Name Description Name Description BBSY DATA 8 Row Pin Name P1 Connector 5th Signal Description BCLR DATA 9 ACFAIL DATA 10 A4 DATA 3 BGINO DATA 11 5 DATA 4 BGOUTO DATA 12 62 MVME8100 MVME8110 Installation and Use 6806800P25 Table 3 4 P1 Connectors continued Connectors LEDs and Switches P1 Connector 1st P1 Connector 2nd P1 Connector 3rd P1 Connector 4th Row Row Row Row P1 Connector 5th Row Pin Signal Pin Signal Pin Signal Pin Signal Pin Signal Name Description Name Description Name Description Name Name Description DATA 5 BGIN1 DATA 13 DATA 6 BGOUT1 DATA 14 DATA 7 BGIN2 DATA 15 GND BGOUT2 GND SYSCLK BGIN3 SYSFAIL BGOUT3 BERR 213 GND NC 3
52. cables to the board When the MVME8100 MVME8110 and optionally an RTM is installed in a chassis you are ready to connect peripherals and apply power to the slot or system The front panel Micro DB9 connector provides a console interface to U boot It presents an RS 232 DTEinterface TX RX CTS RTS The default serial configuration is 9600 8 N 1 This mates with an ITT MDSM 9SCZ11 or equivalent Artesyn Embedded Technologies part number SERIAL MINI D2 converts this to a standard male DB9 interface Removal Procedure 1 2 Turn off the power Disconnect all the cables MVME8100 MVME8110 Installation and Use 6806800P25 55 Hardware Preparation and Installation 2 6 56 3 Press the locking tabs IEEE handles only to eject the board 4 Loosen and remove the screws adjacent to the injector ejector levers that securing the module to the chassis 5 Move the injector ejector levers in outward direction 6 Hold top and bottom edges of the board and exert minimal force when pulling the board from the chassis to prevent pin damage 7 Carefully remove the board from the chassis and store the board in anti static envelope Completing the Installation The MVME8100 MVME8110 is designed to operate as an application specific compute blade or an intelligent I O board carrier It can be used in any slot in a VME chassis When the board is installed in a chassis you are ready to connect peripherals and apply p
53. chanical Specifications IEEE Standard for Mechanical Core Specifications for Microcomputers 120 MVME8100 MVME8110 Installation and Use 6806800 25 Related Documentation B 3 Manufacturers Documents For additional information refer to the following table for manufacturers data sheets or user s manuals As an additional help a source for the listed document is provided Please note that while these sources have been verified the information is subject to change without notice Table B 3 Manufacturer s Publications Document Title and Source Publication Number Freescale Corporation P5020 P5010 QorlQ Integrated Processor Hardware Specifications P5020EC P5020 QorlQ Integrated Multicore Communication Processor Reference P5020RM Manual Integrated Devices IDT 89HPES32NT24xG2 PCI Express Switch User Manual CPS 1616 User Manual MVME8100 MVME8110 Installation and Use 6806800P25 121 Related Documentation EN 122 MVME8100 MVME8110 Installation and Use 6806800 25 A mS Y SAI r Eu EMBEDDED TECHNOLOGIES Artesyn Embedded Technologies Artesyn and the Artesyn Embedded Technologies logo are trademarks and service marks of Artesyn Embedded Technologies Inc All other product or service names are the property of their respective owners 2015 Artesyn Embedded Technologies Inc
54. ching the board or electronic components make sure that you are working in an ESD safe environment Product Damage Only use injector handles for board insertion to avoid damage to the front panel and or PCB Deformation of the front panel can cause an electrical short or other board malfunction Board Malfunction Switches marked as reserved might carry production related functions and can cause the board to malfunction if their setting is changed Do not change settings of switches marked as reserved The setting of switches which are not marked as reserved has to be checked and changed before board installation Installation Procedure To begin the installation of the RTM ina chassis proceed as follows 1 Turn all equipment power OFF and disconnect the power cable from the AC power source Remove the chassis cover as instructed in the equipment user s manual Remove the filler panel s from the appropriate card slot s at the rear of the chassis if the chassis has a rear card cage Install the top and bottom edge of the RTM into the rear guides of the chassis Ensure that the levers of the two injector ejectors are in the outward position MVME8100 MVME8110 Installation and Use 6806800P25 47 Hardware Preparation and Installation 2 4 2 48 9 Slide the RTM into the chassis until resistance is felt Simultaneously move the injector ejector levers in an inward direction Ver
55. cribes the LEDs on the front panel of the MVME8100 MVME8110 Refer to Figure 3 1 for LED locations Table 3 14 Front Panel LEDs Label Function Description USER 1 016 User Defined Off By Default Yellow User Software Controllable Red User Software Controllable FAIL D8 Board Fail Off Normal operation after successful firmware boot One or more on board power rails have failed and the board has shutdown to protect the hardware Normal during power up during hardware reset such as a front panel reset May be asserted by the BDFAIL bit in the Tsi148 VSTAT register SPEED J4 Link Speed No link 10 100BASE T operation 1000 BASE T operation Activity No activity Blinking Green Activity proportional to bandwidth utilization MVME8100 MVME8110 Installation and Use 6806800P25 77 Connectors LEDs and Switches 3 2 1 3 3 78 On board LEDs The on board LEDs are listed below The LEDs are located on the rear side of the board just opposite of the battery location To view the board see Figure 3 1 on page 59 Table 3 15 On board LEDs Status Label Function MMC Write Protect off WP disabled ENP1 PS1_LED_N ENP4 Board FAIL Color Description ENP1 PS2_LED_N ENP4 POWER ENP1 PS3_LED_N ENP4 RESET Amber USR_LED2_N Red USR_LED3_N Yellow Switches The board provides the following configuration switches 52 Switch 53 Switch
56. culating around the board and not to the component temperature For ENP4 board the operating temperature refers to the temperature at the card edge frame Table 2 1 MVME8100 MVMES1 10 Specifications Characteristics ENP1 ENP4 Cooling Method Forced Air Conduction Operating temperature 0 55 C 40 85 MVME8100 MVME8110 Installation and Use 6806800P25 41 Hardware Preparation and Installation Table 2 1 MVME8100 MVME8110 Specifications continued Characteristics ENP1 ENP4 Storage Temperature 40 C to 85 C 55 C to 105 C Note The MVME8100 ENP 4 version includes NAND Flash memory in the form of theeMMC The specified storage limits for the MVME8100 ENP 4 version are 55 C to 105 C However it should be noted that the industry standard for Flash as well as the specific vendor of this component only warrants performance without data degradation from 40 C to 85 C Storage of the MVME8100 outside this range while supported by other components on the board may result in an unspecified reduction in the data retention capabilities of the eMMC Relative humidity To 95 RH To 100 RH Vibration Random 1hr axis 0 002g Hz 15 to 2000 Hz 0 1g2 Hz 15 to 2000 Hz 12GRMS 2G RMS Shock 20g 11mS 40g 11mS Conformal Coating No Option Acrylic NOTICE Product Damage High humidity and condensation on the board surface causes short circuits
57. e CPLD detects the presence signal provided by the or PMC board and it will be used to configure the routing of PCle Mux accordingly PMC Add on Card The MVME8100 MVME8110 supports up to two PMC cards PCI X operation to each site is provided using a separate IDT TSI384 PCle to PCI X bridge for each site Each Tsi384 can support up to 8 5Gbps 64bits x 133 Mhz An onboard switch will configure the TSI384 to run on either 100 MHz or 133 MHz The default is 133 MHz MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description 4 13 2 4 14 4 15 The MVME8100 MVME8110 supports multi function PMCs and Processor PMC s PrPMCs The PCI signaling voltage VIO for the site is 3 3V as required by the Tundra Tsi384 and is keyed as such The power budget allocated to 3 3V is 16 5W max for either PMC or PrPMC The PMC site has two IDSELs two REQ GNT pairs and EREADY to support PrPMC modules as defined by VITA39 XMC Add on Card XMC add on cards are required to operate off of 5V or 12V from carrier to XMC The MVME8 100 provides 5V to the VPWR Variable Power pins The MVME8100 MVME8110 does not provide 12V to the XMC VPWR pins Voltage tolerances for VPWR and all carrier supplied voltage 3 3V 12V 12V are defined by the base XMC standard SATA interface The MVME8100 MVME8110 is designed to support an optional 2 5 inch SATA HDD SDD in PMC XMC site 2 The heat frame has mounting holes to
58. er temperature sensor can be used to geta measure of the board inlet air temperature depending on the air flow direction 106 MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description eee EEE However to maintain proper CPU temperature the recommended air flow direction is to enter the board from the CPU side that is the air should flow in the direction from PMC XMC site 1 to PMC XMC Site 2 Figure 4 9 Thermal Management USER 1 LED Console Port Micro DB9 Reset Switch Board FAIL LED Recommended air flow direction Link LED Gigabit Ethernet Activity LED Port MVME8100 MVME8110 Installation and Use 6806800P25 107 Functional Description 108 MVME8100 MVME8110 Installation and Use 6806800P25 Chapter 5 Boot System eee The MVME8100 MVME8110 uses Das U Boot a boot loader software based on the GNU Public License It boots the blade and is the first software to be executed after the system is powered on Its main functions are Initialize the hardware e Pass boot parameters to the Linux kernel Start the Linux kernel Update Linux kernel and U Boot images This section describes U Boot features and procedures that are specific to the MVME8100 MVME8110 For general information on U Boot see http www denx de wiki U Boot WebHome 5 1 Accessing U Boot 1 Connect the board to a computer with a serial interface connector and a terminal emula
59. ers digits are 0 through F for example used for addresses and offsets 0 0000 Same for binary numbers digits are 0 and 1 bold Screen Courier Bold Used to emphasize a word Used for on screen output and code related elements or commands in body text Used to characterize user input and to separate it from system output Reference Used for references and for table and figure descriptions File gt Exit Notation for selecting a submenu lt text gt Notation for variables and keys Notation for software buttons to click on the screen and parameter description Repeated item for example node 1 node 2 node 12 Omission of information from example command that is not necessary at the time being Ranges for example 0 4 means one of the integers 0 1 2 3 and 4 used in registers 14 Logical OR MVME8100 MVME8110 Installation and Use 6806800P25 About this Manual Notation Description A ll Indicates a hazardous situation which if not avoided could result in death or serious injury XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Indicates a hazardous situation which if not avoided may result in minor or moderate injury A XXXXXXXXXXXXXXXXXXXXXXX
60. he SRIO baud rate of the system The default baud rate for the PO fabric ports is 2 5 Gbaud Figure 4 4 SRIO Bus Topology Port A MVME8100 MVME8110 Installation and Use 6806800P25 95 Functional Description 4 13 4 13 1 96 Sites The MVME8100 MVME8110 provides two PMC XMC sites Each PMC XMC site will accept either a PMC or an XMC add on card For a given PMC XMC site only an XMC or a PMC maybe populated at any given time as they occupy the same physical space on the PCB The PMC XMC1 site provides rear PMC I O The PMC XMC sites are fully compliant with the following VITA 39 PCI X for PMC VITA 35 2000 for PMC P4 to VME P2 Connection PMC XMC1 site only PCI Rev 2 2 for PCI Local Bus Specification PCI X PT 2 0 for PCI X Protocol Addendum to the PCI Local Bus Specs IEEE Standard P1386 2001 for Standard for Common Mezzanine Card Family IEEE Standard P1386 1 2001 for Standard Physical and Environmental Layer for PCI Mezzanine Card VITA 42 for XMC VITA 42 3 PCle for XMC PMC XMC sites are keyed for 3 3V PMC signaling MVME8100 MVME8110 provides a x8 PCI Express interface link for and x4 PCI Express interface link for PMC XMC2 It is designed such that same PCI Express interface is used for either the XMC or the PCle to PCI X bridge required for a PMC This is made possible by using Pericom PI3PCIE3412 PCle mux devices The PCle Mux at both sites is controlled by the CPLD Th
61. he memory devices are soldered down and not modular solution using Dual In line Memory Module DIMM sockets The supported data rate is 1333MT s The memory is evenly distributed across both memory channels e g memory capacity requirement is 4GB place 2GB of memory on each channel Timers This section describes the timer functions implemented on MVME8100 MVME8110 MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description 4 4 1 4 4 2 4 4 3 Real Time Clock The MVME8100 implements an Real Time Clock RTC to maintain seconds minutes hours day date month and year accurately It includes 32 768 KHZ crystal D 1337 and back up power For the ENP1 version of the MVME8100 MVME8110 a battery is used for the RTC back up power For the ENP4 version 3 3V regulator powered from the VME backplane 5V_STDBY voltage is used for back up power The DS1337 has an interrupt output INTA which can be programmed to assert a processor on a time day date match The 051337 also has a 32 768 KHz clock output SQW which is used to drive the P5020 P5010 RTC input signal The RTC internal oscillator has been disabled before the board was shipped from the factory Use the following process to turn on the RTC oscillator from Uboot MVME8100 gt i2c mm 0x68 e l 0000000e 98 18 0000000 80 To set the date use the following uboot command MVME8100 gt date MMDDhhmm CC YY ss P5
62. ical bank Eight GB eMMC Flash NVRAM 512 KB MRAM PCI Express Two 4X Ports to VXS backplane PO muxed with SRIO ports 8X Port to PMC XMC Site 1 One 4X Port to PMC XMC Site 2 SRIO Two 4X Ports to VXS backplane PO muxed with PCle ports USB One USB 2 0 for front panel I O Two USBs 2 0 for backplane RTM I O 28 MVME8100 MVME8110 Installation and Use 6806800P25 Introduction e Ethernet 10 100 1000BASE T Ethernet port to front panel only in air cooled variant Two 10 100 1000BASE T Ethernet channels to P2 RTM Two 1000BASE BX Ethernet SERDES channels to PO backplane RTM e Serial Ports RS232 422 485 console port to front panel or P2 RTM Upto 4RS232 422 485 COM ports to P2 RTM VME Bus VME64x and 2eSST Timers Eight 32 bit timers in CPU Watchdog timer in CPU PMC XMC Two PMC XMC sites with 64 bit PMCIO on Site 1 e Serial AT Attachment SATA SSD Option for one 2 5 inch SATA drive PMC XMC Site 2 Interface Two GPIOs to RTM VXS Interface VITA 41 Specification compliant Support backplane PO connector Form Factor Standard 6U slot Support 0 8 and 0 85 inch slot chassis Support heat frame on both sides for Conduction cooled board e Miscellaneous One front panel RESET Switch LED front panel status indicators four user fail ready LEDs Planar status indicators Boundary scan support MVME8100 MVME8110 Installat
63. ify that the RTM is properly seated and secure it to the chassis using the two screws located adjacent to the injector ejector levers Connect the appropriate cables to the RTM Removal Procedure 1 2 Turn off the power Disconnect all the cables Loosen and remove the screws located adjacent to the injector ejector levers that securing board to the chassis Move the injector ejector levers in an outward direction Hold top and bottom edges of the board and exert minimal force when pulling the board from the chassis to prevent pin damage Remove the transition module from the chassis and insert the filler panels PMC XMC Installation The PMC connectors are placed to support two single width PMCs or one double width PMC PMC site 1 supports front PMC and rear PMC I O via the Jn4 connector PMC 1 I O is routed to the VME P2 connector PMC site 2 only supports front PMC I O and does not have Jn4 connector The PMC 1 n4 user I O signals only support low current high speed signals and thus do not support current bearing power supply usage The user configured switches are accessible with the PMC XMCs installed The onboard PMC sites are configured to support 3 3 I O PMC modules The onboard PMC sites do not support 5 0 I O PMC modules The MVME8100 ENP4 version only supports rugged conduction cooled PMC XMC modules see VITA 20 2001 for conduction cooled PMC for mechanical definition Follow the s
64. igation of Artesyn to notify any person of such revision or changes Electronic versions of this material may be read online downloaded for personal use or referenced in another document as a URL to an Artesyn website The text itself may not be published commercially in print or electronic form edited translated or otherwise altered without the permission of Artesyn It is possible that this publication may contain reference to or information about Artesyn products machines and programs programming or services that are not available in your country Such references or information must not be construed to mean that Artesyn intends to announce such Artesyn products programming or services in your country Limited and Restricted Rights Legend If the documentation contained herein is supplied directly or indirectly to the U S Government the following notice shall apply unless otherwise agreed to in writing by Artesyn Use duplication or disclosure by the Government is subject to restrictions as set forth in subparagraph b 3 of the Rights in Technical Data clause at DFARS 252 227 7013 Nov 1995 and of the Rights in Noncommercial Computer Software and Documentation clause at DFARS 252 227 7014 Jun 1995 Contact Address Artesyn Embedded Technologies Artesyn Embedded Technologies Marketing Communications Lilienthalstr 17 19 2900 S Diablo Way Suite 190 85579 Neubiberg Munich Tempe Arizona 85282 Germany Contents
65. information Chapter 2 Hardware Preparation and Installation outlines the installation requirements hardware accessories switch settings and installation procedures Chapter 3 Connectors LEDs and Switches describes external interfaces of the board This includes connectors LEDs and switches Chapter 4 Functional Description includes a block diagram and functional description of major components of the product Chapter 5 Boot System describes the boot load software Appendix A Battery Exchange describes the procedure for replacing a battery Appendix B Related Documentation provides listings for publications manufacturer s documents and related industry specification for this product MVME8100 MVME8110 Installation and Use 6806800P25 11 About this Manual Abbreviations This document uses the following abbreviations TERM MEANING ANSI American National Standard Institute Common Mezzanine Card Common On chip Processor Complex Programmable Logic Device Cyclic Redundancy Check Double Data Rate Dual In line Memory Module Direct Memory Access Error Correction Code EEPROM Electrically Erasable Programmable Read Only Memory eMMC Enhanced Module Management Controller Federal Communications Commission First In First Out Gigabit Media Independent Interface Institute of Electrical and Electronics Engineers Inter IC Initial Hardware Watchdog Joint Test Acces
66. ion and Use 6806800P25 29 Introduction Software Support VxWorks OS support Linux OS supports 32 bit e RTM Compatible with RTM assembly 0106852 e micro DB9 connector for console port on front panel USB2 0 type A connector on front panel One front panel RJ45 connector with integrated LEDs for 10 100 1000 Ethernet channel PMC XNC site 1 front and rear PMC I O PMC XNC site two front I O Four Serial ports to P2 RTM two with micro DB9 connectors RTM panel and two planar headers Two 10 100 1000BASE T Ethernet channels to RJ45 connectors on RTM panel Two 1000 BASE BX Ethernet SERDES channels to backplane Two USB2 0 ports to RTM with USB type A connectors on RTM panel SATA port to RTM with eSATA connector on RTM Two GPIOs to planar headers on RTM Note The front panel I O connectors are available only in ENP1 air cooled variants I O signals ENP4 conduction cooled variant are accessed through P2 only The main features of the MVME8110 board are as follows Processor Subset of P5010 features used on MVME8110 Freescale QorlQ P5010 1 2Ghz 15W One e500mc64 core 512 12 cache 1 Mbyte CoreNet platform cache with ECC DDR3 memory controller 1333MT s data rate 1200MT s for 1 2GHz SKU 30 MVME8100 MVME8110 Installation and Use 6806800P25 Introduction 4x PCle 2 0 controllers 1x SATA 2 0 controller
67. iption UL 60950 1 Safety Requirements legal EN 60950 1 IEC 60950 1 CAN CSA C22 2 No 60950 1 CISPR 22 EMC requirements legal on system level predefined Artesyn EN 55022 Embedded Technologies system EN 55024 FCC Class A VCCI Japan AS NZS CISPR 22 Environmental Requirements ETSI EN 300 019 series Directive 2002 95 EC Directive on the restriction of the use of certain hazardous substances in electrical and electronic equipment RoHS The ENP1 version complies with RoHs 6 of 6 The ENP4 version complies with RoHS 5 of 6 due to lead solder used in the ENP4 heat frame 34 MVME8100 MVME8110 Installation and Use 6806800 25 Introduction Figure 1 1 Declaration of Conformity of MVME8 100 EC Declaration of Conformity According to EN 17050 1 2004 Manufacturer s Name Artesyn Embedded Computing Embedded Computing Manufacturer s Address Zhongshan General Carton Box Factory Co Ltd No 62 Qi Guan Road West Shiqi District 528400 Zhongshan City Guangdong PRC Declares that the following product in accordance with the requirements of 2004 108 EC 2006 95 EC 2011 65 EU and their amending directives Product MVME84100 Series VMEbus Single Board Computer Model Name Number MVME8100 202180404 MVME8100 202200401E MVME8100 202200401S MVME8100 202200404 has been designed and manufactured to the following specifications EN55022 2010 EN55024 2010 IEC 60950 1 2005 2nd Edition EN60950 1
68. ironment Shipment Inspection To inspect the shipment perform the following steps 1 Verify that you have received all items of your shipment MVME8100 board e Quick Start Guide e Safety Notes Summary e Any optional items ordered 2 Check for damage and report any damage or differences to customer service 3 Remove the desiccant bag shipped together with the board and dispose of it according to your country s legislation The product is thoroughly inspected before shipment If any damage occurred during transportation or any items are missing contact customer service immediately MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation 2 2 2 2 1 M Requirements Make sure that the board when operated in your particular system configuration meets the requirements specified in the next sections Environmental Requirements The following table lists the currently available specifications for the environmental characteristics of the MVME8100 MVME81 10 A complete functional description of the MVMES8100 MVME8110 baseboard appears in Chapter 4 Functional Description The MVME8100 has ENP1 and ENP4 variants which comply with the following environmental and regulatory specifications The MVME8110 has ENP 1variant only which comply with the following environmental and regulatory specifications For ENP1 boards the operating temperatures refer to the temperature of the air cir
69. itch through P2 or under software control through the processor Reset Request MVME8100 MVME8110 Installation and Use 6806800P25 103 Functional Description Figure 4 8 illustrates the reset control structure Figure 4 8 Reset Control Diagram SRION sSRlOSW ey 5V_PGOOD BP_PHY_RST_N _ 546165 PHY 611 9 Monitor FP PHY RST N BCM5482PHY QUART RESET gt QUART USBHUB N USB2512HUB HRESET XMC XJ1 XJ2 PANEL FFEWITCHM LI TSHM48 RSTI 7151148 SW LSRSTI N VME Bus PURST_N gt PCVX VME VSYSRESETIN lt LRSTO N Bridge From VME Bu PCIE PERST BRR N gt 151384 PWR_V1P8_PWRGD gt PWR_V1P2_PWRGD gt CPLD PCIE PERST BR2 151384 L PWR V3P3 PWRGD PWR V2P5 PWRGD LATTICE r PWRGD LCMXO2280C PCIE PERSTBRS 191394 V1P1 PWRGD H PWR 1 IDT PWRGD PCIE PERST SATA N 3 9 88SE 9125 5 L V1P2 SW PWRGD PWR_V1P5_ PWRGB gt PWR_VTT_ PWRGB gt PCIESWI_PERST_N 32NT 24 PCIe SW Power Supply 25MHZ RST N 1 583905 Units lt PWR V1P8 4 PWR V1P
70. ks h lt IP address of TFTP server gt e lt IP address of MVME8100 MVME8110 gt ffffff00 b unused IP u vxworks pw vxworks f 0x80 saveenv 112 MVME8100 MVME8110 Installation and Use 6806800P25 Boot System 3 TFTP the files from the server to local memory then boot run vxboot 5 3 MVMES8100 MVME8110 Specific U Boot Commands Table 5 1 MVME8100 MVMES1 10Specific U Boot Commands base Print or set address offset bdinfo Print board info structure boot Boot default i e run bootcmd bootd Boot default i e run bootcmd bootelf Boot from an ELF image in memory Boot application image from memory bootp Boot image through network using BOOTP TFTP protocol bootvx Boot VxWorks from an ELF image cmp Memory compare coninfo Print console devices and information Memory copy Multiprocessor CPU boot manipulation and release Checksum calculation Get set reset date amp time Runs POST diags Echo args to console Load binary file from a Ext2 file system ext2ls List files in a directory default fatinfo Print information about file system MVME8100 MVME8110 Installation and Use 6806800P25 113 Boot System Table 5 1 MVME8100 MVME8 11 0Specific U Boot Commands continued Command Description Load binary file from a DOS file system List files in a directory default Flattened device tree utility commands go Start application at address
71. le 3 13 XMC Connectors XJ1 2 ROW A 1 2 ROW No Description No Description h m ter h XJ1 2 ROW C Signal PinNo Description XJ1 2 ROW D 2 ROW E Signal Pin Signal Description XJ1 2 ROW Signal NES HRESET 3 RX2 RX2 Note1 All are NC on XJ2 JTAG TRST 3 3V RX3 3 Note2 Default configuration XMC1 is x8 XMC2 is x4 3 3V MVME8100 MVME8110 Installation and Use 6806800P25 75 Connectors LEDs and Switches Table 3 13 XMC Connectors continued XJ1 2 ROW A XJ1 2 ROWB xj1 2 Rowc XJ1 2 ROW D XJ1 2 ROWE 2 ROW F Au Signal Pin Signal Signal Signal Pin Signal Pin Signal Description No Description PinNo Description PinNo Description No Description No Description GND 4 JTAG MRSTO PULLED UP RX4 5 3 3V 3 3V GND 6 JTAG TMS 12V RX6 3 3V 43 3V JTAG TDI 12V 43 3V 10 JTAG TDO GAO 11 BIST 3 3V PULLED UP 12 GA1 PRESENT 13 3 3V AUX 3 3V 14 GA2 I2C DATA 15 NC 3 3V 16 MVMRO I2C CLOCK PULLED DOWN 17 NC NC 18 GND NC 19 ROOTO NC PULLED UP Note1 All are NC on XJ2 Note2 Default configuration XMC1 is x8 XMC2 is x4 76 MVME8100 MVME8110 Installation and Use 6806800P25 Connectors LEDs and Switches 3 2 LEDS Table 3 14 des
72. llation and Use 6806800P25 37 Introduction Table 1 3 Board Variants continued Marketing Processor MVME8110 01S P5010 1 2GHZ 2GB DDR3 2PMC XMC ENP1 SCANBE 1 4 2 Board Accessories This table lists the available expansion and transition modules for the MVME8100 MVMES1 10 Model Number Description VXS1 RTM1 RTM for MVME8100 supports ENP1 specifications only MVME8100 HDMTKIT4 SSD Mounting kit HDD not included MVME8110 RTM RTM FOR THE MVME8110 MVME8100 HDMTKIT4 CC MVME8100 HARD DRIVE MOUNTING KIT ENP1 AND 4 CONF COAT HDD not included 38 MVME8100 MVME8110 Installation and Use 6806800P25 Chapter 2 Hardware Preparation and Installation __ This chapter provides startup and safety instructions related to this product hardware preparation instruction that includes default switch settings System considerations and installation instructions for the baseboard PMC XMC and Rear Transition Module RTM are also described in this chapter A fully implemented MVME8100 MVME8110 consists of the baseboard plus Two single wide or one double wide PCI Mezzanine Card PMC slot for added versatility One rear transition module for support of the mapped I O from the MVME8100 MVME8110 baseboard to the P2 connector Up to two optional XMC cards in place of PMC modules Following are the steps to be performed before using the board Be sure to read the entire chapter including all cautio
73. module For more information about switches see Switches on page 78 MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation Prior to installing PMC modules on the MVME8100 MVME8110 baseboard ensure that all switches that are user configurable are set properly To do this refer to Figure 2 1 or the board itself for the location of specific switches and set the switches according to the descriptions provided in Configuration Switches on page 79 Figure2 1 Switch Locations ENP1 board S4 Switch 55 Switch 52 Switch 53 Switch MVME8100 MVME8110 Installation and Use 6806800P25 45 Hardware Preparation and Installation Figure 2 2 Switch Locations ENP4 Board 53 Switch 52 Switch 2 4 Installing Accessories This section describes the procedures for installing the RTM of MVME8100 MVME8110 PMCs and the XMCspan on the baseboard 46 MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation 2 4 1 Rear Transition Module The RTM of MVME8100 MVME8110 does not support hot swap You must remove power to the system before installing the module Before installing the transition module you may need to manually configure the RTM switches and install a PMC I O Module NOTICE Damage of Circuits Electrostatic discharge and incorrect installation and removal can damage circuits or shorten their life Before tou
74. n and warning notes before you begin 1 2 Unpack the hardware Unpacking and Inspecting the Board on page 40 Configure the hardware by setting jumpers on the board and RTM Configuring the Board on page 44 Install the RTM VXS1 RTM1 of MVME8100 or MVME8110 RTM of MVME8110 in the chassis Rear Transition Module on page 47 Install PMC module if required Installing Accessories on page 46 Install XMC module if required Installing Accessories on page 46 Install the MVME8100 MVME8110 in the chassis Installing and Removing the Board on page 54 Attach cabling and apply power Completing the Installation on page 56 Install PIM on transition module if required Refer VXS 1 RTM 1and 10 RTM Installation and Use manual Examine and or change environmental parameters MVME8100 MVME8110 Single Board Computer Programmer s Reference Program the board as needed for your applications MVME8100 10 Single Board Computer Programmer s Reference MVME8100 MVME8110 Installation and Use 6806800P25 39 Hardware Preparation and Installation 2 1 40 vl Unpacking and Inspecting the Board Read all notices and cautions prior to unpacking the product Damage of Circuits Electrostatic discharge and incorrect installation and removal can damage circuits or shorten their life Before touching the board or electronic components make sure that you are working an ESD safe env
75. n entfernen um Komponenten zu ersetzen oder andere Anpassungen vorzunehmen Installieren Sie keine Ersatzteile oder f hren Sie keine unerlaubten Ver nderungen am Produkt durch sonst verf llt die Garantie Wenden Sie sich f r Wartung oder Reparatur bitte an die f r Sie zust ndige Gesch ftsstelle von Artesyn Embedded Technologies So stellen Sie sicher dass alle sicherheitsrelevanten Aspekte beachtet werden MVME8100 MVME8110 Installation and Use 6806800P25 21 Sicherheitshinweise EMV Betrieb 22 Das Produkt wurde in einem Artesyn Embedded Technologies Standardsystem getestet Es erf llt die f r digitale Ger te der Klasse A g ltigen Grenzwerte in einem solchen System gem den FCGRichtlinien Abschnitt 15 bzw EN 55022 Klasse A Diese Grenzwerte sollen einen angemessenen Schutz vor St rstrahlung beim Betrieb des Produktes in Gewerbe sowie Industriegebieten gew hrleisten Das Produkt arbeitet im Hochfrequenzbereich und erzeugt St rstrahlung Bei unsachgem em Einbau und anderem als in diesem Handbuch beschriebenen Betrieb k nnen St rungen im Hochfrequenzbereich auftreten Wird das Produkt in einem Wohngebiet betrieben so kann dies mit grosser Wahrscheinlichkeit zu starken St rungen f hren welche dann auf Kosten des Produktanwenders beseitigt werden m ssen nderungen oder Modifikationen am Produkt welche ohne ausdr ckliche Genehmigung von Artesyn Embedded Technologies durchgef hrt werden k nnen dazu f
76. nector SATA Connector The on board customized SATA connector is compatible with the Artesyn Embedded Technologies SATA kit MVME8100 HDMTKIT4 Table 3 7 Customized SATA Connector 3 Signal Description Pin Name Description SATA TX SATA DETECT NC NC SATA TX GND 29 GND MVME8100 MVME8110 Installation and Use 6806800P25 Connectors LEDs and Switches Table 3 7 Customized SATA Connector 3 continued Pin Name ar Description Pin Name Signal Description SATA RX GND GND PMC Connectors The MVME8100 MVME8110 supports two PMC sites The connector is located on the middle portion of the board It utilizes J14 to support PMC I O that goes to RTM PMC Table 3 8 PMC J11 J21 Connector PinName Signal Description Pin Name Signal Description 12V DEVSEL 7 PRESENT SIGNAL 39 PCIXCAP 8 5V 40 LOCK 9 41 MVME8100 MVME8110 Installation and Use 6806800P25 69 Connectors LEDs and Switches Table 3 8 PMC J11 J21 Connector continued PinName Signal Description Pin Name Signal Description 13 45 PCI CLK GND GND 31 3 3V 63 GND 32 AD 17 64 REQ64 70 MVME8100 MVME8110 Installation and Use 6806800P25 Connectors LEDs and Switches Table 3 9 PMC J12 J22 Connector continued
77. neering are authorized to install remove or maintain the product The information given in this manual is meant to complete the knowledge of a specialist and must not be used as replacement for qualified personnel Keep away from live circuits inside the equipment Operating personnel must not remove equipment covers Only Factory Authorized Service Personnel or other qualified service personnel may remove equipment covers for internal subassembly or component replacement or any internal adjustment Do not install substitute parts or perform any unauthorized modification of the equipment or the warranty may be voided Contact your local Artesyn Embedded Technologies representative for service and repair to make sure that all safety features are maintained This equipment has been tested and found to comply with the limits for a Class A digital device pursuant to Part 15 of the FCC Rules These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment This equipment generates uses and can radiate radio frequency energy and if not installed and used in accordance with the instruction manual may cause harmful interference to radio communications MVME8100 MVME8110 Installation and Use 6806800P25 17 Safety Notes Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the
78. ng down or removing a board before the operating system or other software running on the board has been properly shut down may cause corruption of data or file systems Make sure all software is completely shut down before removing power from the board or removing the board from the chassis Product Damage Only use injector handles for board insertion to avoid damage to the front panel and or PCB Deformation of the front panel can cause an electrical short or other board malfunction Product Damage Inserting or removing modules with power applied may result in damage to module components Before installing or removing additional devices or modules read the documentation that came with the product Cabling and Connectors Product Damage RJ 45 connectors on modules are either twisted pair Ethernet TPE or E1 T1 J1 network interfaces Connecting an E1 T1 1 line to an Ethernet connector may damage your system e Make sure that TPE connectors near your working area are clearly marked as network connectors Verify that the length of an electric cable connected to a TPE bushing does not exceed 100 meters Make sure the TPE bushing of the system is connected only to safety extra low voltage circuits SELV circuits If in doubt ask your system administrator MVME8100 MVME8110 Installation and Use 6806800P25 19 Safety Notes Battery 20 Board System Damage Incorrect exchange of lithium batteries can result in a hazardou
79. o provides multiple SRIO ports The P5020 provides a single x4 SRIO configured for 2 5 GBaud data rate This port is routed to an IDT 830 HCPS1616 SRIO switch for expansion of the SRIO ports The SRIO switch supports multiple lane speeds including 1 25 2 5 3 125 and 5 0 Gbaud The MVME8100 provides two x4 SRIO ports which be routed to the PO connector through a high speed mux The selection of SRIO or PCle ports to PO is controlled by the 52 8 configuration switch see 52 Switch on page 79 The configuration of MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description the SRIO switch ports is controlled by 12C eeprom connected to the SRIO switch I2C bus and loaded into the switch following reset The board provides two separate eeproms so that separate configuration data can be maintained for the MVME8100 operating as root complex or as an end point on the PO ports The selection of the root complex or end point eeprom for loading the configuration data after reset is determined by the root complex configuration switch S4 2 see 54 Switch on page 82 The eeproms can be reprogrammed over the processor 12 bus 4 interface The eeprom device addresses are listed in section 2C Devices on page 98 A diagram of the SRIO port topology is shown in the figure below The 80HCPS1616 SRIO switch does not support auto baud rate discovery The switch configuration EEPROMs must program the PO fabric ports to match t
80. of the PMC XMC into the cut out from behind The front bezel ofthe PMC XMC module will be flushed with the board when the connectors on the module align with the mating connectors on the board Note ENP4 PMC XMC modules do not have front bezels MVME8100 MVME8110 Installation and Use 6806800P25 49 Hardware Preparation and Installation 5 Align the mating connectors properly and apply minimal pressure to the PMC XMC until it is seated to the board 6 Insert the two front PMC XMC mounting screws through the mounting holes on the bottom side of the board and then install the top side screws Tighten the screws Note Rugged PMC XMC modules installed on an 4 MVME8 100 have more than four mounting screws 7 Install the board into the appropriate card slot Make sure that the board is well seated into the backplane connectors Do not damage or bend connector pins 50 MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation 8 Replace the chassis or system cover 9 Reconnect the system to the power source and then turn on the system Figure 2 3 Typical Placement of a PMC XMC Module on a VME Module 2 4 3 SATA Installation A 2 5 SATA drive can be installed in PMC XMC site 2 The MVME8100 HDMTKIT4 SATA mounting kit 6706881 01 provides the mounting hardware A SATA drive which meets the intended board operating environment for temperature and vibration must be used MVME8100
81. ology 95 Figure 4 5 122 BUSSES 4 et 99 Figure 4 6 Power Distribution 101 Figure 4 7 Glock Str cture ERES 102 Figure 4 8 Reset Control Diagram 104 Figure 4 9 Thermal Management 107 Figure A 1 Battery Location zu ie ea 117 MVME8100 MVME8110 Installation and Use 6806800P25 9 List of Figures eee 10 MVME8100 MVME8110 Installation and Use 6806800P25 About this Manual ee Overview of Contents This manual provides the information required to install and configure an MVME8100 MVME8110 Additionally this manual provides specific preparation and installation information and data applicable to the board The MVME8100 is a high performance dual core processor board featuring the Freescale QorlQ P5020 processor The MVME8110 is a high performance single core processor board featuring the Freescale QorlQ P5010 processor This manual is divided into the following chapters and appendices Safety Notes contains the cautions and warnings applicable to the use of this product Sicherheitshinweise is a German translation of the Safety Notes chapter Chapter 1 Introduction gives an overview of the features of the product standard compliances mechanical data and ordering
82. ower to the board Figure 3 1 on page 59 show the locations of the various connectors on the board Product Damage 45 connectors modules are either twisted pair Ethernet TPE or E1 T1 1 network interfaces Connecting an E1 T1 J1 line to an Ethernet connector may damage your system Make sure that TPE connectors near your working area are clearly marked as network connectors e Verify thatthe length of an electric cable connected to a TPE bushing does not exceed 100 meters e Make sure the TPE bushing of the system is connected only to safety extra low voltage circuits SELV circuits If in doubt ask your system administrator The console settings for the MVME8100 MVME8110 are e Eightbits per character e Onestopbit per character MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation Parity disabled no parity Baud rate of 9600 baud Verify that hardware is installed and the power peripheral cables connected are appropriate for your system configuration Replace the chassis or system cover reconnect the chassis to the AC or DC power source and turn the equipment power on MVME8100 MVME8110 Installation and Use 6806800P25 57 Hardware Preparation and Installation eee 58 MVME8100 MVME8110 Installation and Use 6806800 25 Chapter 3 Connectors LEDs and Switches eee This chapter summarizes the Front Panel Connectors L
83. registers of these transceivers can be accessed via the P5020 P5010 s two wire Ethernet Management interface The front panel RJ45 connector has integrated speed and activity status indicator LED s Similar to the front panel Ethernet the RJ45 connectors found in the RTM have integrated speed and activity status indicator LED s Isolation transformers are provided on board for each of the RTM ports The MVME8100utilizes dTSEC1 and dTSEC2 in SGMII mode for two additional 1000Base BX Ethernet ports to PO SPI Interface Firmware boot Flash resides on the P5020 P5010 eSPI bus interface SPI Flash Memory The P5020 P5010 contains two Eight MB serial flash devices These devices contain the 512 bits of the Reset Configuration Word the boot firmware image U boot and the ENV environment variables Firmware Redundancy The MVME8100 MVME8110 utilizes two separate Eight MB boot devices in order to provide boot firmware redundancy The P5020 P5010 SPI device controller uses Chip Select 0 as the boot device so CPLD logic is used on the MVME8100 MVME8110 in order to swap the chip select to the boot devices The chip select control is based upon the configuration switch 55 1 At power up the selection of the SPI boot device is strictly based upon the switch S5 1 setting The selected SPI device must contain a boot image The MVME8100 MVME8110 supports automatic SPI FLASH fail over If booting on one device is not successful then the
84. s Group Local Bus Controller Magnetoresistive random access memory OS Watchdog Peripheral Component Interconnect Express Peripheral Component Interconnect X Programmable Interrupt Controller PIM PCI Mezzanine Card Input Output Module 12 MVME8100 MVME8110 Installation and Use 6806800P25 About this Manual TERM MEANING PMC PCI Mezzanine Card PLD Programmable Logic Device PrPMC Processor PCI Mezzanine Card QUART Quad Universal Asynchronous Receiver Transmitter RGMII Reduced Gigabit Media Independent Interface RTC Real Time Clock RTM Rear Transition Module SATA Serial AT Attachment SBC Single Board Computer SDRAM Synchronous Dynamic Random Access Memory SELV Safety Extra Low Voltage SMT Surface Mount Technology SGMII Serial Gigabit Media Independent Interface SPD Serial Presence Detect SRAM Static Random Access Memory SRIO Serial Rapid IO TSEC Three Speed Ethernet Controller 2eSST Two edge Source Synchronous Transfer UART Universal Asynchronous Receiver Transmitter VITA VMEbus International Trade Association VME VMEbus Versa Module Eurocard VPD Vital Product Data XMC PCI Express Mezzanine Card MVME8100 MVME8110 Installation and Use 6806800P25 13 About this Manual Conventions The following table describes the conventions used throughout this manual Notation 0x00000000 Description Typical notation for hexadecimal numb
85. s explosion When exchanging the on board lithium battery make sure that the new and the old battery are exactly the same battery models If the respective battery model is not available contact your local Artesyn Embedded Technologies sales representative for the availability of alternative officially approved battery models Data Loss Exchanging the battery can result in loss of time settings Backup power prevents the loss of data during exchange Quickly replacing the battery may save time settings Data Loss If the battery has low or insufficient power the RTC is initialized Exchange the battery before seven years of actual battery use have elapsed PCB and Battery Holder Damage Removing the battery with a screw driver may damage the PCB or the battery holder To prevent damage do not use a screw driver to remove the battery from its holder MVME8100 MVME8110 Installation and Use 6806800 25 Sicherheitshinweise aa Dieses Kapitel enth lt Hinweise die potentiell gef hrlichen Prozeduren innerhalb dieses Handbuchs vorrangestellt sind Beachten Sie unbedingt in allen Phasen des Betriebs der Wartung und der Reparatur des Systems die Anweisungen die diesen Hinweisen enthalten sind Sie sollten au erdem alle anderen Vorsichtsma nahmen treffen die f r den Betrieb des Produktes innerhalb Ihrer Betriebsumgebung notwendig sind Wenn Sie diese Vorsichtsma nahmen oder Sicherheitshinweise die an anderer Stelle diese Handbuchs
86. sich da Sie in einem ESD gesch tzten Bereich arbeiten Fehlfunktion des Produktes Schalter die mit Reserved gekennzeichnet sind k nnen mit produktionsrelevanten Funktionen belegt sein Das Andern dieser Schalter kann im normalen Betrieb St rungen ausl sen Verstellen Sie nur solche Schalter die nicht mit Reserved gekennzeichnet sind Pr fen und ggf ndern Sie die Einstellungen der nicht mit Reserved gekennzeichneten Schalter bevor Sie das Produkt installieren Installation Datenverlust Das Herunterfahren oder die Deinstallation eines Boards bevor das Betriebssystem oder andere auf dem Board laufende Software ordnungsmemass beendet wurde kann zu partiellem Datenverlust sowie zu Sch den am Filesystem f hren Stellen Sie sicher dass s mtliche Software auf dem Board ordnungsgem ss beendet wurde bevor Sie das Board herunterfahren oder das Board aus dem Chassis entfernen Besch digung des Produktes Fehlerhafte Installation des Produktes kann zu einer Besch digung des Produktes f hren Verwenden Sie die Handles um das Produkt zu installieren deinstallieren Auf diese Weise vermeiden Sie dass das Face Plate oder die Platine deformiert oder zerst rt wird Besch digung des Produktes und von Zusatzmodulen Fehlerhafte Installation von Zusatzmodulen kann zur Besch digung des Produktes und der Zusatzmodule f hren Lesen Sie daher vor der Installation von Zusatzmodulen die zugeh rige Dokumentation MVME8100 MVME
87. t of eval expression sf SPI flash sub system showvar Print local hushshell variables sleep Delay execution for some time Soft reset the board source Run script from memory test Minimal test like bin sh tftpboot Boot image through network using TFTP protocol 151148 Initialize and configure Tundra Tsi148 version Print monitor version 5 4 Updating U Boot To update the U Boot place the image in the RAM address 0x1000000 in this example before copying it to the SPI flash MVME8100 MVME8110 Installation and Use 6806800P25 115 Boot System The following procedure will replace the image in SPI bank 0 1 Ensure FLASH WP Ni Surface Mount Technology SMT Configuration Switch 53 1 is the OFF position 2 Select SPI flash 0 sf probe 0 3 Erase 0x90000 bytes starting at SPI address 0 sf erase 0 0x90000 4 Write 0x90000 bytes from RAM address 0x1000000 starting at SPI address 0 sf write 0x1000000 0 0x90000 To replace the image in SPI bank 1 replace step 2 with Select SPI flash 1 sf probe 1 116 MVME8100 MVME8110 Installation and Use 6806800 25 Battery Exchange Battery Exchange The ENP1 variant contains an on board battery The battery location is shown in the following figure Figure A 1 Battery Location Battery MVME8100 MVME8110 Installation and Use 6806800 25 117 Battery Exchange 118 The battery provides data retention of seven
88. tage sequencing each voltage rail is controlled by the CPLD through enable pin of each regulator and the output is being monitored by CPLD through each regulator power good signal If one voltage rail fails the CPLD will disable all of the regulators and the only way to restart the board is by power cycling the chassis 5 volt power 100 MVME8100 MVME8110 Installation and Use 6806800P25 Functional Description 4 19 1 Power Distribution Structure Figure 4 6 displays the MVME8100 MVME8110 power distribution structure Figure 4 6 Power Distribution VME BACKPLANE 3 3V_MGT Early Power LT1963AESF3 3 TRPBFm 400mA 1A max Lattice LCMXO 2280C National SCANSTA112 1 0V 5 0V TPS40193DRER Freescale P5020 P5010 15A max 1 0V_IDT IDT32NT24AG2 120V TPS40193DRCR P y DT CPS1616 15A max MarvelB8SE9125 1 1V TPS40140RHHR P 20A max Freescale P5020 P5010 1 5V DDR_VTT MAX17000AETG T l s 12A max Freescale P5020 P5010 DDR3 Memory Devices 1 2V TPS54620RGYT P n TO IDT TSI 384 2A max 1 8V TPS54620RGYT 1 3A IDT TSI 148 Pericom PI 3L301 DAE Pericom PI 2PCIE2412 Marvell 88SE9125 1 2V_SW s BCM54616S y a BCM5482SH 2 IFBG zm IDT CPS16
89. teps to install PMC XMC module onto the MVME8100 MVME8110 board MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation Installation Procedure Read all notices and follow the steps to install a PMC XMC on the baseboard NOTICE Logic Ground to Chassis Ground Isolation The MVME8100 MVME8110 heat frames are isolated from the board logic ground Installing a PMC or XMC module which has mounting locations connected to the module logic ground will result in a short between chassis ground and the MVME8100 MVME8110 logic ground Damage of Circuits Electrostatic discharge and incorrect installation and removal can damage circuits or shorten their life Before touching the board or electronic components make sure that you are working in an ESD safe environment Product Damage Inserting or removing modules with power applied may result in damage to module components Before installing or removing additional devices or modules read the documentation that came with the product 1 Attach an ESD strap to your wrist Attach the other end of the strap to the chassis as a ground Make sure that it is securely fastened throughout the procedure 2 If the PMC XMC has a front filler panel remove the PMC XMC filler plate from the front panel cut out 3 Remove the two rear stand offs from the PMC XMC The MVME8100 MVME8110 heat frame has built in rear stand offs 4 Slide the front bezel
90. that you are working in an ESD safe environment Product Damage Only use injector handles for board insertion to avoid damage to the front panel and or PCB Deformation of the front panel can cause an electrical short or other board malfunction MVME8100 MVME8110 Installation and Use 6806800P25 Hardware Preparation and Installation Use the following steps to install the MVME8100 MVME8110 into your computer chassis 1 2 Wear an ESD strap to your wrist Attach the other end of the ESD strap to an electrical ground The ESD strap must be secured to your wrist and to ground throughout the procedure Remove any filler panel that might fill the slot Install the top and bottom edge of the MVME8100 MVME8110 into the guides of the chassis Ensure that the levers of the two IEEE locking injector ejectors if equipped are in the unlocked outward position Slide the board into the chassis until you feel resistance Simultaneously move the injector ejector levers if equipped in an inward direction until locked If fitted with SCANBE ejectors adjust them inward and apply pressure to them to seat the board Verify that the board is properly installed and secure it to the chassis using the two screws located adjacent to the injector ejector levers When installing an ENP4 version board the maximum torque that should be used on the wedge lock screws is 6 in Ibs 10 Connect the appropriate
91. tion software running on it The serial connector of the board is found on the face plate 2 Configure the terminal software to use the access parameters that are specified in U Boot By default the access parameters are as follows e Baud rate 9600 PCANSI 8databits e Noparity 1stopbit These serial access parameters are the default values These can be changed from within the Io U Boot For details refer to the U Boot documentation MVME8100 MVME8110 Installation and Use 6806800P25 109 Boot System 3 Boot the MVME8100 MVME8110 4 When prompted press the lt Ctrl gt lt C gt keys U Boot aborts the boot sequence and enters into a command line interface mode YE Enterthe command setenv bootdelay 1 saveenvto disable the U Boot auto boot N feature and let the U Boot directly enter the command line interface after the next reboot power up 5 2 Boot Options 5 2 1 Booting from a Network In this mode U Boot downloads and boots the Linux kernel from an external TFTP server and mounts a root file system located on a network server 1 Make sure thatthe kernel dtb and ramdisk are accessible to the board from the TFTP server 2 Configure U Boot environment variables setenv ipaddr lt IP address of MVME8100 MVME8110 gt setenv serverip lt IP address of TFTP server gt setenv gatewayip lt gateway IP gt setenv netmask lt netmask gt setenv bootargs root dev ram rw console ttyS0 9
92. upt routed through CPLD YE IRQ10 GPIO28 with interrupt source SRIO IRQ INT Lis applicable to MVME8100 only 7 MVME8100 MVME8110 Installation and Use 6806800P25 105 Functional Description 4 23 GPIO Electrical Characteristics The four GPIO signals routed to the PO of MVME8100 and P2 connectors have the following electrical characteristics Table 4 2 GPIO DC Electrical Characteristics lot mA mA 2 9 4 4 3 1 0 1 0 1 Table 4 3 GPIO Pull Down Characteristics Parameter Condition Min Max Units i 4 24 Thermal Management The MVME8100 MVME81 10 provides three on board temperature sensors using an ADT7461 dual temperature sensor and a TMP112A temperature sensor The ADT7461 internal temperature sensor provides the temperature at the board edge on the CPU side of the board The ADT7461 remote temperature sensor measures the CPU temperature The ADT7461 can measure negative temperatures down to 64C with 1C accuracy on the remote sensor and accuracy on the internal sensor The ADT7461 registers can be used to configure the low temperature limit and high temperature limit for the local sensor as well as for the remote sensor An interrupt can be generated if limits are exceeded The TMP112A temperature sensor is used to measure the temperature at the board edge opposite from the CPU Since the airflow direction can be different in some VME chassis eith
93. ures The main features of the MVME8100 board are as follows Processor Subset of P5020 features used on MVME8100 Freescale QorlQ P5020 Two e5500 Power Architecture cores Five Gigabit Ethernet controllers Serial Gigabit Media Independent Interface SGMII and Reduced Gigabit Media Independent Interface RGMII interfaces Two 64 bit DDR3 3L SDRAM memory controllers with ECC Multicore Programmable Interrupt Controller PIC Four I2C controllers Two 4 pin Universal Asynchronous Receiver Transmitter s UART s Two 4 channel Direct Memory Access DMA engines Enhanced local bus controller eLBC Two PCI Express controller ports One Serial Rapid IO controller ports SRIO port v1 3 compliant with features of v2 1 Enhanced secure digital host controller SD MMC Enhance Serial Peripheral Interfaces eSPI Two high speed USB 2 0 controllers with integrated PHYs MVME8100 MVME8110 Installation and Use 6806800P25 27 Introduction e System Memory Two banks of DDR3 SDRAM with ECC Total 4 GB 2GB per Bank 1333 MHz DDR3 data rate SMBus One 512 Kbit user configuration serial EEPROM 256B Serial Presence Detect SPD EEPROMs One 64 Kbit Vital Product Data VPD EEPROM Real Time Clock RTC with battery backup Temperature Sensors RTMand XMC VPD EERPOMs e FLASH Two soldered SPI FLASH 8MB each switchable for uboot primary backup support Hardware switch or Software bit write protection for entire log
94. ve referenced specifications This product complies with the essential health and safety requirements of the above specified directives We have an internal production control system that ensures compliance between the manufactured products and the technical documentation 09 18 2014 Tom Tuttle Manager Product Testing Services Date MM DD YYYY Ca aW EMBEDDED TECHNOLOGIES 36 MVME8100 MVME8110 Installation and Use 6806800P25 Introduction 1 3 Mechanical Data The MVME8100 is a full GU board with added mounting holes to support an ENP4 board variant The MVME8100 MVME8110 will occupy a single VME card slot Table 1 2 provides details on the board s mechanical data Table 1 2 Mechanical Data Characteristic Value Height 233 44 mm 9 2inches 261 8 mm 10 3 inches Maximum Component Height 14 8 mm 0 58 inches Weight estimated 0 58 Kg ENP1 0 90 Kg ENP4 1 4 Ordering Information When ordering board variants or board accessories use the order numbers given in the following tables 1 4 1 Supported Board Models Table 1 3 Board Variants Marketing Processor MVME8100 202200401E P5020 2 0GHz 28W 4GB DDR3 VXS 2 PMC XMC IEEE ENP1 MVME8100 202200401S P5020 2 0GHz 28W 4GB DDR3 VXS 2 PMC XMC SCANBE ENP1 MVME8100 202200404 P5020 1 8GHz 27W 4GB DDR3 VXS 2 PMC XMC ENP4 MVME8110 01E P5010 1 2GHZ 2GB DDR3 2PMC XMC ENP1 IEEE MVME8100 MVME8110 Insta
95. years summing up all periods of actual data use Artesyn Embedded Technologies therefore assumes that there usually is no need to exchange the battery except for example in case of long term spare part handling Board System Damage Incorrect exchange of lithium batteries can result in a hazardous explosion When exchanging the on board lithium battery make sure that the new and the old battery are exactly the same battery models If the respective battery model is not available contact your local Artesyn Embedded Technologies sales representative for the availability of alternative officially approved battery models Data Loss Exchanging the battery can result in loss of time settings Backup power prevents the loss of data during exchange Quickly replacing the battery may save time settings Data Loss If the battery has low or insufficient power the RTC is initialized Exchange the battery before seven years of actual battery use have elapsed PCB and Battery Holder Damage Removing the battery with a screw driver may damage the PCB or the battery holder To prevent damage do not use a screw driver to remove the battery from its holder Exchange Procedure To exchange the battery proceed as follows 1 Remove the old battery 2 Install the new battery with the plus sign facing up 3 Dispose of the old battery according to your country s legislation and in an environmentally safe way MVME8100 MVME8110
96. zureichend mit Spannung versorgt wird wird der RTC initialisiert Tauschen Sie die Batterie aus bevor sieben Jahre tats chlicher Nutzung vergangen sind Sch den an der Platine oder dem Batteriehalter Wenn Sie die Batterie mit einem Schraubendreher entfernen k nnen die Platine oder der Batteriehalter besch digt werden Um Sch den zu vermeiden sollten Sie keinen Schraubendreher zum Ausbau der Batterie verwenden Umweltschutz Entsorgen Sie alte Batterien und oder Blades Systemkomponenten RTMs stets gem der in Ihrem Land g ltigen Gesetzgebung wenn m glich immer umweltfreundlich MVME8100 MVME8110 Installation and Use 6806800P25 25 Sicherheitshinweise eee 26 MVME8100 MVME8110 Installation and Use 6806800P25 Chapter 1 Introduction The MVME8100 Single Board Computer is a VMEbus board based on the Freescale QorlQ P5020 processor It is a high performance 6U VME VXS board targeted towards high end military and industrial automation applications using VMEbus The MVME8100 is compliant with the VMEbus International Trade Association VITA standards VMEbus 2eSST and PCI X The MVME8110 is a single core non VXS version of the MVME8100 board based on Freescale P5010 QorlQ processor It runs at 1 2 Ghz with 2 GB DDR3 The MVME8110 can accommodate two PCI Mezzanine Card PCI Express Mezzanine Card PMC XMC The MVME8110 has MVME8110 RTM which is a reduced version of the VXS1 RTM1 1 1 Feat

Download Pdf Manuals

image

Related Search

Related Contents

Manual - Goldair  IOPoint-PL User`s Manual 2006-03-31A    Tripp Lite B020-U08-19KTAA rack console  GE 00008005 Cordless Telephone User Manual  Dacor DWM2420S Microwave Oven User Manual    Origin Storage External Monitor Power Supply - EU  User`s Guide Continuity Tester Pro Model CT20  Télécharger le manuel d`utilisation  

Copyright © All rights reserved.
Failed to retrieve file