Home

User Guide for FEBFAN7631_L17U120A

image

Contents

1. Me 2 Specifications for Evaluation Board Table 1 Specifications for LED Lighting Lamp Output Voltage for Single Channel LED Voltage 100 V Output Voltage for Multi Channel LED Output Current for Single Channel LED Current Output Current for Multi Channel LED 87 77 Efficiency at 85 Vac Line Input Voltage 90 06 Efficiency at 120 Vac Line Input Voltage Efficiency 90 86 Efficiency at 140 Vac Line Input Voltage Single Channel 91 55 Efficiency at 180 Vac Line Input Voltage 91 99 Efficiency at 230 Vac Line Input Voltage 92 33 Efficiency at 300 Vac Line Input Voltage 0 283 W Standby Power at 85 Vac Line Input Voltage 0 306 W Standby Power at 120 Vac Line Input Voltage 0 315 W Standby Power at 140 Vac Line Input Voltage Standby Power 0 319 W Standby Power at 180 Vac Line Input Voltage 0 341 W Standby Power at 230 Vac Line Input Voltage 0 397 W Standby Power at 300 Vac Line Input Voltage PF THDgsvac 0 998 4 58 PF THD at 85 Vac Line Input Voltage PF THDi20vac 0 997 4 65 PF THD at 120 Vac Line Input Voltage PF THD PF THDi4ovac 0 995 4 74 PF THD at 140 Vac Line Input Voltage PF THDigovac 0 992 5 32 PF THD at 180 Vac Line Input Voltage PF THDesovac 0 980 7 89 PF THD at 230 Vac Line Input Voltage PF THDsoovac 0 945 15 13 PF THD at 300 Vac Line Input Voltage FSL117MRIN 53 9 C FSL117MRIN Temperature at 25 C Teue e All data of the evaluation board measured with the board enclosed in a case and ex
2. 1 1 General Description of FSL117MRIN The FSLI17MRIN is an integrated Pulse Width Modulation PWM controller and 700 V SenseFET specifically designed for offline Switched Mode Power Supplies SMPS with minimal external components The PWM controller includes an integrated fixed frequency oscillator Line Over Voltage Protection LOVP Under Voltage Lockout UVLO Leading Edge Blanking LEB optimized gate driver internal soft start temperature compensated precise current sources for loop compensation and self protection circuitry Compared with a discrete MOSFET and PWM controller solution the FSLII7MRIN can reduce total cost component count size and weight while simultaneously increasing efficiency productivity and system reliability This device provides a basic platform for cost effective design of a flyback converter 2013 Fairchild Semiconductor Corporation 3 FEBFAN7631_L17U120A Rev 1 0 0 E FAIRCHILD EE EE SEMICONDUCTOR ww fairchildsemi com 1 1 1 Features Advanced Soft Burst Mode for Low Standby Power and Low Audible Noise Random Frequency Fluctuation RFF for Low Electromagnetic Interference EMI Pulse by Pulse Current Limit Overload Protection OLP Over Voltage Protection OVP Abnormal Over Current Protection AOCP Internal Thermal Shutdown TSD with Hysteresis Output Short Protection OSP Line Over Voltage Protection LOVP and Under Voltage Lockout UVLO with Hysteresis Low Opera
3. DL803 DP804 DL804 Fairchild 33 DM805 DL805 DM806 DM807 LL4148 1 Small Signal Diode i DM808 DM809 Semiconductor 4 DS801 DP803 DL806 DL807 ES1D 200 V 1 A Ultra Fast Fairchild DM810 Diode Semiconductor 200 V 20 A Schottky Fairchild 400 V 1 0 A Ultra Fairchild 36 DM804 UF4004 ET 1000 V 3 A General Fairchild 8 A 600 V Hyper Fairchild 38 DP802 FFPF08H60S 600 V Hy 1000 V 1 A Ultra Fairchild 39 DS802 RSIM da 60 V 5 A Schottky Fairchild Fairchild 42 DX801 D15XB60 600 V 15 A Bridge shindengen Diode FS801 SS 5 3 15 250 V 3 15 Fuse HS1 150 mm Heat Sink Primary si 45 HS2 50 mm Heat Sink Secondary LED Boost Switch Fairchild Semiconductor LLC Controller Fairchild Semiconductor Dual OP Amp ST PFC Controller Fairchild Semiconductor Green Mode FPS Fairchild Semiconductor Fairchild enuntHegulator Semiconductor 15 V Voltage Fairchild Regulator Semiconductor 2 68 uH SMD Inductor TDK 46 ICL801 ICL802 FAN73402 47 CM801 FAN7631 48 ICM803 TSM103W 49 CP801 FL7930C 50 ICS802 FSL117MRIN 51 ICS803 KA431SMF2TF 52 ICS804 ICS805 2 4 4 4 4 4 4 4 1 1 1 2 1 1 1 1 1 KA78L15 2 1 53 54 JPM805 LL801 LL802 JUMPER 68 WH SPI SDH1360 680 CHE ES SES ES SS ES EN SS ES 2013 Fairchild Semiconductor Corporation 19 FEBFAN7631_L17U120A Rev 1 0 0 FAIRCHILD SEE SEMICONDUCTOR 56 55 57 58 59 61 62 64 6
4. Rpson 1 0 Q at Vos 10 V BVpss 200 N Current Mode PWM Control Internal Programmable Slope Compensation Wide Supply Voltage Range 10 V to 35 V LED Current Regulation 1 Programmable Switching Frequency S Analog and PWM Dimming Wide Dimming Ratio On Time 10 us to DC Cycle by Cycle Current Limiting Thermal Shutdown 150 C Open LED Protection OLP Over Voltage Protection OVP Over Current Protection OCP Error Flag Generation for External Load Switch Internal Soft Start 16 Lead SOIC Package 2013 Fairchild Semiconductor Corporation 8 FEBFAN7631_L17U120A Rev 1 0 0 pe Cp CN DCN NN FAIRCHILD EE EEN SEMICONDUCTOR 1 4 2 Internal Block Diagram ww fairchildsemi com 3V OVP ove J FAULT OLP E ADIM 4 1 4 4V POR Current 640us at 200kH 5 Sense Auto Restart PWM ADIM Dim off 0 3 3V 7 DRV Gate CMP 7 PWM Driver e Slope EJ J CS Ea CLK LEB fe 4V 16 Steps Internal Soft Start 3ms at 200kHz GND 1 Oscillator TT RT V D EI Drain UVLO 9V PWM vec B gt Hys 1 0V SERI Dim off 1 22V ENA BDIM Hys 70mV OLP Current Voltage Reference REF H amp Internal Bias 40 96ms 5V max 3mA So OLPi Pun ES SEN Debounce Time End of Soft Start Figure 4 2013 Fairchild Semiconductor Corporation BDIM Block Diagram of FAN73402 FEBFAN7631_L17U120A Rev 1 0 0 SEN FAIRCHILD SEE SEMICONDUCTOR ww fairl se Se
5. div easure Math Analysis Utilities Help 200 maie 0 0 mA ofst 1 5000 V 50 0kKS 28 G isl age X1 760uS l 259 8 mA l 537 08 1 mV X1 7 4180 us Ae X2 80ns 14X 133 0 kHz J sedile 25 X2 964ns e 133 078 kHz 7 27 2013 4 11 40 PM amp Trailing number s in the filename were truncated to allow auto numbering Figure 65 10 ADIM 2 ms div Figure 66 10 ADIM 2 us div Figure 67 and Figure 68 show key waveforms for PWM dimming performance of a single channel boost converter at 100 ADIM Vapm 1 2 V and 1 BDIM CHI Ii gp 0 5 A div CH2 V GATE QL802 5 0 V div CH3 Vepm 5 0 V div CH4 V ADIM 0 5 V div Utilites Help oom a5 File Vertica gge Cursors Measure Math Analysis Utilities T Tagger abase 0 00ms qqe abase 5 8 us T 2 00 Cn Auto 440V 5 del HEEN Sto 440V 500kS 25 MSisfEdge Either 5 15 000 1 50 50 0 kS 500 MSisfEdge Either Mis 50216ms A 5 0000 ms 55 m 2 d Mis 7360us AX 7 552us 2152 V X2 192ns 14AX 132 42 kHz 18 6 mY 7 27 2013 4 15 37 PM 7 27 2013 4 16 54 PM X2 216ys 1 AX 200 00 Hz Figure 67 1 BDIM 2 ms div Figure 68 1 BDIM 10 us div 2013 Fairchild Semiconductor Corporation 40 FEBFAN7631 L17U120A Rev 1 0 0 pe C DN qp FAIRCHILD SEMICONDUCTORS ww fairchildsemi eom Figure 69 and Figure 70 show the FAN73402 s analog ADIM and PWM BDIM dimming characteristic curves 700 600 500 400 300 yu oy 200 100 0 1
6. n ata 11 25961A CR 80839 SE TOE HECA z 1229 90929 Seid m dad Soen Figure 8 Bottom Pattern 2013 Fairchild Semiconductor Corporation 12 FEBFAN7631_L17U120A Rev 1 0 0 FAIRCHILD E SEMICONDUCTOR 5 Schematic ww fairchildsemi eom ICS805 KA78L15 CS813 10uF 35V 20mA RS856 QS853 1 a lt 15k RS805 RS804 QS854 100k 3216 100k 3216 KST2222A VPFC TS801 L EPC1717 TEN RS806 CS802 30k 3216 RS821 2 2n 3216 30k 3216 T CS803 Te 47uF 35V RS822 30k 3216 DS802 EI RS1M DS803 SB560 RS823 RS808 RS825 30k 3216 1k 390 3216 7 RS80 hf 0R 3216 S s KA DS804 6 1N4003 0 2 H CS809 RS811 CS806 100n CY806 12k 82n RS812 ICS802 4 7n ORO FSL117MRIN T H ICS803 CS808 KA431SMF2TR 10uF 50V SZ ICS804 KA78L15 QS801 KSPT2907A VCC lt __ PCS802A RS815 RS816 FOD817B 1k 20k 10uF 50V QS802 RS817 KST2222AMTF 20k 4 PCS802B QS803 SW1 FOD817B KST2222AMTF CS815 PS ON Figure 9 2013 Fairchild Semiconductor Corporation 100n M CS811 100n 20k CS812 100n Schematic for Flyback Bias Regulator Part 13 FEBFAN7631 L17U120A Rev 1 0 0 FAIRCHILD Ez EE EE SEMICONDUCTOR DX801 D15XB60 LX801 2 CV630055 dl LX802 2 CV630055 7 5 C X802 OHE RX801 RX802 RX803 1M 3216 1M 3216 1M 3216 ZNR801 10D561K N FS801 Z 250VAC T6 3AH
7. s application notes and technical support team Please visit Fairchild s website at www fairchildsemi com 1 Introduction This document describes a proposed solution for a 120 W LED driver consisting of an AC DC converter for flyback bias regulation a boost converter for Power Factor Correction PFC an LLC resonant converter for a single LED channel with constant current and voltage or individual boost converters for two LED channels with constant current and dimming control The input voltage range is 85 Vrms 300 Vrms and there are DC outputs with a constant current of 2 4 A at 50 Vmax for a single LED channel or with constant current and dimming of 1 2 V at 100 V for two LED channels The power supply mainly utilizes FSL117MRIN Green Mode Fairchild Power Switch FPS FL7930B CRM PFC Controller S FAN7631 Half Bridge LLC Controller S FAN73402 Single Channel Boost Controller for each controller FCPF190ON60E and FCPF600N60Z Fairchild SuperFET Technology FDPF14N30 Fairchild UniFET Technology N Channel MOSFET FFPF08HOO0S Fairchild Hyperfast Rectifier MBR20200CT Fairchild Schottky Rectifier RURDO20CCSOA Fairchild Ultra Fast Recovery Rectifier for discrete This document contains important information e g schematic bill of materials printed circuit board layout transformer design documentation and the typical operating characteristics supporting this evaluation board
8. when the PS ON switch is turned on and Vpp ran73402 drops under UVLO after 100 ms since PS ON switch was turned off in standby status CH1 Vpp ppc 10 V div CH2 Vps_on 2 V div CH3 Na 2 N div CH4 V pp FAN73402 10 V div Time Scale 200 ms div 10 0 Vidiv 5 vidiv 10 0 Vidiv 0 00 V offset 0 00 V offset 118 006 i Wis 999728ms AX 1 992258s 1448V 53 v X1 999728ms AX 1 9922585 9v OV X2 992530ms 1 AX 501 9430 MHZ UN add 1 242Y X2 992530ms 1 amp X 501 9430 MHz 7 26 2013 1 41 39 PM 7 26 2013 1 42 34 PM Figure 27 PS ON Figure 28 PS OFF 2013 Fairchild Semiconductor Corporation 30 FEBFAN7631 L17U120A Rev 1 0 0 l FAIRCHILD EE ee ee ae NR NEUE ww fairchildsemi om SEMICONDUCTOR 8 6 Startup Performance in PFC Stage Figure 29 and Figure 30 show the startup performance including flyback and boost converter at the rated output load The PFC output voltage is raised after about 429 ms and 339 ms respectively for input voltage 85 Vac and 300 Vac condition when the AC input power switch turns on CHI Vpp gi ygack 10 V div CH2 Vx 200 V div CH3 Nour prc 200 V div CH4 Vgpy 2 V div Time Scale 200 ms div Tigger 14 phase ims IDC Roll 200 ms div Sto 304 V Xi 383932ms AX 429494ms 40 mV EA 41 V Xi 32568ms AX 338 904 ms Vir 45562ms WAX 2 32832 Hz 222 2 V L X2 306 336mS 1 AX 2 95069 Hz 7 26 2013 1 58 31 PM amp Trailing number s in the filename
9. 0 3 0 5 0 7 0 9 1 1 1 3 ADIM Voltage V Figure 69 Analog Dimming Characteristics 700 600 500 400 300 yu ET 200 100 BDIM PWM Duty Figure 70 PWM Characteristics 2013 Fairchild Semiconductor Corporation 41 FEBFAN7631_L17U120A Rev 1 0 0 Fee FAIRCHILD EE EE SEMICONDUCTOR ww fairchildsemi com 8 14 LED Short Open Protection at Multi Channel Output Figure 71 and Figure 72 show waveforms for output voltage and current when an LED is shorted and recovered in one of the LED channels 100 V 0 6 A CH1 I gp 0 5 A div CH2 Vi gp 50 V div CH3 Vgarg orso2 5 V div Time Scale 100 ms div File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help LED Short A a imebase Oms 500 mAydis 50 0 Vidiv Roill 100 ms div Stop 40 0 Y 500 mA div 50 0 Vidiv Roill 100 ms div Stop 105 5 V 0 0 mA ofst 0 00 V offset 2 50 NS 25MSisfEdge Negative 0 0 mA ofst 0 00 V offset 2 50 MS 2 5 GO ESPERE 007 l 834 8 mA 1 3 82 V Wis 7 2us amp 72ys L 161 2 mAl 320 mV Wis 7 2us Ae 72ys t 995 3 mal 28 46 V X2 0 0 US 1o 139 kHz T 1 1689 Alt 450 mv X2 00ys 14e 139 kHz Ay 150 6 mA Ay 32 27 V ay 1 0077 Al Ay 770 mV LeCroy y r 7 27 2013 4 45 57 PM LeCro 7 27 2013 4 45 08 PM Figure 71 LED Short Figure 72 Recover from LED Short Figure 73 and Figure 74 show waveforms for output
10. 0 GSisfEdge Negative s 25 mat 10 V A Trailing number s in the filename were truncated to allow auto numbering Figure 44 PS OFF FEBFAN7631_L17U120A Rev 1 0 0 Co FAIRCHILD EE SEMICONDUCTOR ww fairchildsemi eom 8 10 Key Waveforms for PFC Stage Figure 45 and Figure 46 show key waveforms of PFC stage at 85 Vac line voltage and rated output load condition CH1 Ips ps02 2 A div CH2 Vps_gpgo2 200 V div CH3 V AK DP802 200 V div CH4 IAK DP802 2 A div ertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help a a Trigger CE TOC 2 00 Aidiv 200 Vidiv 2 00 I 2 00 msidivk Stop 446A 2 200 Vidiv 2 00 Adiv 5 00 psidivi Stop 464A 0 mA offset 600 0 V ofst 6 000 A ofst 100MS S50MSisfEdge Positive 600 0 V ofst 6 000 A ofst 250 S50GS sfEdge Positive em l kad H sa X1 10 00000ms A 19 99998 ms 2 l 40 6 VfL 4 280 A X1 18 3822us At 18 5762 ps f sal L m X22 9 99998 ms 14X 50 00005 Hz N f HEM H 4 459 A X2 1940ns e 53 8323 kHz ay Ei gt ay 200 mV Ei 179 mA l T ay E LeCroy 7 26 2013 3 59 27 PM 7 26 2013 4 05 33 PM Figure 45 Vin 85 Vac 60 Hz 5 ms div Figure 46 Viu lt 85 Vac 60 Hz 5 us div Figure 47 and Figure 48 show key waveforms of PFC stage at 85 Vac line voltage and no load condition CH1 Ips op802 0 5 A div CH2 Vps opso2 200 V div CH3 V AK D
11. 090 91 9994 22 337 90 096 20 86 _ 12278 90 06 37 77 85 09 860 090 75 090 85Vac 120Vac 140Vac 180Vac 230Vac 300Vac Input Voltage Figure 17 System Efficiency Table 9 System Efficiency Output Output Input Output e Input Voltage voltage V Current A Power W Power w Efficiency 85 Vac 60 Hz 49 69 2 503 141 70 124 37 87 77 120 Vac 60 Hz 49 69 2 503 138 10 124 37 90 06 140 Vac 60 Hz 49 69 2 507 137 10 124 57 90 86 180 Vac 50 Hz 49 69 2 502 135 80 124 32 91 55 230 Vac 50 Hz 49 69 2 503 135 20 124 37 91 99 300 Vac 50 Hz 49 69 2 501 134 60 124 27 92 33 2013 Fairchild Semiconductor Corporation 25 FEBFAN7631_L17U120A Rev 1 0 0 E FAIRCHILD EE EE SEMICONDUCTOR ww fairchildsemi com System efficiency 19 measured in 85 140 Vac low line 60 Hz and 180 300 Vac high line 50Hz input voltage ranges The results are for PFC and LLC converters in which a single LED channel can be connected and measured in the 50 load condition 50 V 1 25 A 30 minutes after AC power is turned on 95 0 90 020 89 Agu S9 6904 89 95 S0 OP 9 Bo 24070 81 91 85 090 80 090 758 090 S5Vac 120Vac 140 Vac 180Vac 230Vac 300Vac Input Voltage Figure 18 System Efficiency Table 10 System Efficiency INPUEV OMAgE Vole an Bre bn Miren PONES Efficiency 85 Vac 60 Hz 49 71 1 252 70 80 62 24 87 91 120 Vac 60 Hz 49 71 1 253 69 80 62 29 89 24 140
12. Dam 100 V div CH4 TAK DL802 2 0 A div e Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help File Vertical Timebase Trigge Cursors Measure Math Analysis Utilities Help 132 kHz gt Vds QL602 Timebase 0 00 p3 Tigger emm 100 Vidiv 100 Vidiv 2 00 Adiv 2 00 usidiwk Stop 860 mA 0 00 V offset 300 0 V ofst 6 000 A ofst 100 MS 50GSisfEdge Positive L 14 21 H LEV H 251 mA Mis 7 5950 US A 7 5328 us T Ay 20 36 Vit 59 1 V T 96 mA X2 622ns ies 132 753 kHz S Bs 47 16 Vl Ay FEES dy 155 mA A Trailing number s in the filename were truncated to allow auto numbering A Trailing number s in the filename were truncated to allow auto numbering Figure 63 10 Load 2 ms div Figure 64 10 Load 2 us div base _000m Trgger GOU 100 Viciv 100 Vidiv 2 00 Adiv 2 00 msidivi Stop 118A 0 00 V offset 300 0 V ofst 6 000 A ofst 500MS 250MSisfEdge Positiva l ved D E X1 9999996ms AX 19 864320 ms jh 13 61 V r 2 92 X2 9 864324 ms 14 X 50 34152 Hz 2013 Fairchild Semiconductor Corporation 39 FEBFAN7631_L17U120A Rev 1 0 0 ww fairchildsemi eom FER FAIRCHILD Ez SSSR SEMICONDUCTORS 8 13 Dimming Performance Figure 65 and Figure 66 show key waveforms for analog dimming performance of a single channel boost converter at 10 ADIM Vapm 0 12 V and 100 BDIM CHI l Ep 0 2 A div CH2 V GATE QL802 5 0 V div CH3 N Rn 5 0 V div CH4 V ADIM 0 5 V
13. FEBFAN7631 L17U120A Rev 1 0 0 ww fairchildsemi eom l FAIRCHILD re HI 0 E MENU SEMICONDUCTORS 8 4 Overall Startup Performance Figure 21 and Figure 22 show the startup performance including flyback boost LLC resonant converter and single channel boost converter at rated output load The output load current starts flowing after about 469 ms and 340 ms for input voltage 85 Vac and 300 Vac condition when the AC input power switch turns on CH1 Vip Flyback 10 V div CH2 Yw 200 V div CH3 Virb 50 V div CH4 Itep 0 5 A div Time Scale 200 ms div Timebase Oms gg 10 0 Vidiv 50 0 Vi 500 mA div nA 50 0 Vi 500 mA div 0 00 V offset 50 V 2 000 A ofst 00 MS 500kS 085 0 00 V offs 50 V 2 000 A ofst 690 mV 1 91 V 52 mA l 2 66 Vii A X2 3I74ms 14X 2 127904 Hz 5 16 V dd LE H Vis 3776ms 14X 2 93508 Hz Z Trailing number s in the filename were truncated to allow auto numbering 7426 2013 11 07 11 AM Figure 21 Viu 2 85 Vac 60 Hz Figure 22 Vin 300 Vac 50 Hz Figure 23 and Figure 24 show the startup and stop performance for the PS ON switch operation including boost LLC resonant converter and single channel boost converter The output load current starts flowing about 59 ms after the PS ON switch was turned on and is disconnected when the PS ON switch was turned off in standby status CH1 V pp PFC 10 V div CH2 V Ps ON 2 V div CH3 N pp 50 V div CH4 Itgp 0 5 A div abase J S
14. and output waveforms at 85 Vac and 300 Vac line voltage and rated output load condition respectively CH1 In 5 A div CH2 Vin 200 V div CH3 V gp 50 V div CHA I gp 0 5 A div Time Scale 5 ms div ebase T 02 Tigger MN 50 0 Vidiv 5 00 msidiv Auto 200 mA 50 0 Vidiv 100 50 V 2 0000 100MS 20MS s Edge Positive 100 50 V g X1 25 00000ms AX 49 99995 ms gt Miz 25 00000ms As 49 99995 ms X22 2499995ms 14 20 00002 Hz gt M Sch K X2 24 99995ms 14 20 00002 Hz 7 26 2013 2 39 19 PM 7 26 2013 2 41 40 PM Figure 37 Viu 85 Vac 60 Hz 100 Dim Figure 38 Vw 300 Vac 50 Hz 100 Dim Figure 39 and Figure 40 show AC input and output waveforms at 85 Vac and 300 Vac line voltage and 50 output load condition respectively CHI Vm 2 A div CH2 Vin 200 V div CH3 Vour 50 V div CH4 I pp 0 5 A div Time Scale 5 ms div T 50 0 Vidiv 5 nsidiv Auto 0 mA 0 Vid 50 0 Vidiv 100 50 VY 2 000 1 00 MS 2 s 100 50 V X1 25 00000ms Ax 49 99995 ms 4 A X2 24 99995ms 10 20 00002 Hz J aq s H X2 2499995ms uc 20 00002 Hz oy BOY wad 2j ess ke C md C ess A Trailing number s in the filename were truncated to allow auto numbering Figure 39 Vin 85 Vac 60 Hz 50 Dim Figure 40 Vin 300 Vac 50 Hz 50 Dim 7 26 2013 2 44 29 PM 2013 Fairchild Semiconductor Corporation 33 FEBFAN7631_L17U120A Rev 1 0 0 l FAIRCHILD C2120282 E 0g RR EE SEMICONDUCTOR ww
15. fairchildsemi eom Figure 41 and Figure 42 show AC input and output waveforms at 85 Vac and 300 Vac line voltage and 10 output load condition respectively CHI Vi 1 A div CH2 Vi 200 V div CH3 Vour 50 V div CH4 l pp 0 5 A div Time Scale 5 ms div In case of 300 Vac PFC was operated in Burst Mode so switching pulse were skipped 200 Vidiv 50 0 Vidiv 500 mA div 0 00 V offset 100 50 Y gt Miz 25 00000ms AX 49 99995 ms X2 2499995ms 14 20 00002 Hz 7 26 2013 2 46 11 PM Figure 41 VIN 85 Vac 60 Hz 10 Dim 8 9 200 Vidiv 50 0 Vidiv 0 00 V offset 100 50 Y g 2 X1 25 00000ms AX 49 99995 ms 33 X2 24 99995 ms 10 20 00002 Hz ay G 2 CS A Trailing number s in the filename were truncated to allow auto numbering Figure 42 Vin 300 Vac 50 Hz 10 Dim Key Waveforms for Flyback Stage Figure 43 and Figure 44 show key waveforms of the flyback stage according to the PS ON switch operation at rated output load condition CH1 Ips icsgo2 0 5 A div CH2 V ps icsso 200 V div CH3 Vps_on 2 NW div Time Scale 200 ms div Timebase _ ys Tigger mea 500 mAdiv 200 Vidiv 50 0 usidiv Stop 498 V 0 0 mA ofst 0 0 V offset 2 50 NMS S50GS sfEdge Negative ZELI Gi 10 V 7 27 2013 5 34 26 PM Figure 43 PS ON 2013 Fairchild Semiconductor Corporation Timebase QOus Trgger CNE 500 mA div 200 Vidiv 50 0 usidiv Stop 498 V 0 0 mA ofst 0 0 V offset 2 50 M 5
16. que base U t 3 Q Roll 100 SE Stop 435 mA 2 00 Vi 50 0 Vidiv 5 00 msidivi Stop LOOMS 1 0MSisfEdge Positive 0 mV offse 100 50 Y 2 000 G 1 00 MS 20MSisfEdge Negative X1 56 074ms Me 59848ms 600 V 91 27 V os X1 25000ms AX 49999ms X2 3774ms 1 16 7090 Hz t Se M U ft X2 24999ms e 20 0004 Hz 7 26 2013 11 31 09 AM 7 26 2013 11 33 02 AM Figure 23 PS ON 100 ms dvi Figure 24 PS OFF 5 ms dvi 2013 Fairchild Semiconductor Corporation 29 FEBFAN7631 L17U120A Rev 1 0 0 ww fairchildsemi eom ne FAIRCHILD Ea EE EE SEMICONDUCTOR 8 5 Startup Performance in Flyback Stage Figure 25 and Figure 26 show the startup performance of the flyback converter The output voltage is raised after about 395 ms and 297 ms at 85 Vac and 300 Vac input voltage respectively when the AC input power switch turns on CH1 Vip ypack 10 N div CH2 VIN 200 V div CH3 Na 2 N div CH4 Vpp FAN73402 10 N div Time Scale 200 ms div Trigger JI Stop Wis 378 858ms AX 385 628 ms 80 mV 31 2 V M Wis 290 514ms Me 287 234 ms X2 6 770ms 1 2 59317 Hz 55V 1 3 650 V X22 3280ms 1 X 3 48148 Hz 7 26 2013 1 28 51 PM E Trailing number s in the filename were truncated to allow auto numbering Figure 25 Viu 85 Vac 60 Hz Figure 26 Vw 300 Vac 50 Hz Figure 27 and Figure 28 show the startup and stop performance for the flyback converter according to PS ON switch operation Each output voltage is raised at the same time
17. voltage and current when an LED is opened and recovered in one of the LED channels 100 V 0 6 A CH1 hgp 0 5 A div CH2 Vi gp 50 V div CH3 Voare 01802 5 V div Time Scale 100 ms div File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help File Vertical Timebase Trigger Display Cursors Measure Math Analysis Uiilities Help Vgs GL802 imebase Oma Trigger I mebase Oms 500 mA div 50 0 Vidiv Rail 100 msidivk Stop 430 mA mA div 50 0 Vidiv Roll 100 msidivk Stop 850 mA 0 0 mA ofst 0 00 V offset 2 50 NS 25MSisfEdge Negative D mA ofst 0 00 V offset 250 MS 25MS sfEdge Positive l oe mal e CA Wis 72us AS 72yus A L D 2 Mis 72us AX 490 3016 ms t MAT 41 X2 0 0 US t 139 kHz 176 9 mA r M X2 4902944ms 1AX 2 039561 Hz ay 16 7 mA Ay 620 mV P 1 1997 Al Ay 43 67 V l 50 0 L T Ay gt amp Trailing number s in the filename were truncated to allow auto numbering LeCroy 7 27 2013 4 48 04 PM Figure 73 LED Open Figure 74 Recover from LED Open 2013 Fairchild Semiconductor Corporation 42 FEBFAN7631_L17U120A Rev 1 0 0 l FAIRCHIL D E SEMICONDUCTOR 8 15 Operating Temperature Figure 75 shows temperatures measured for the primary and secondary active components in the top side at 85 Vac line voltage and rated output load two LED channels 100 V 1 2 A Spot 67 5 C Box UE aii Max 72 6 A a Br AA Transformer Max Spot 59 4 B
18. 0 Q 2012 SMD Yageo 110 RV801 RV802 50 kQ 0 5 W RC1206JR 071ML Toggle Switch SRX43EM EPC1717 10D561K 111 112 113 114 115 RX801 RX802 RX803 SW1 TM801 TS801 ZNR801 4 3 MO 2012 SMD Yageo 116 CL817 CL818 CM805 CS805 NC EJ 117 RS813 RP817 JPM803 JPM804 NC d RL830 RL831 118 ZDP801 NC i 4 2013 Fairchild Semiconductor Corporation 21 FEBFAN7631_L17U120A Rev 1 0 0 E FAIRCHILD EE EE SEMICONDUCTOR ww fairchildsemi com 7 Transformer Design 7 1 Flyback Transformer TS801 Core EPC1717 TDK Bobbin 10 Pin ECP1717 2 Ng 324 eooooooooooooooooS9 e Np 6 E Ns 00000000000000000000000000000 L Np1 10 29 Npz E 2mm 000000000000000000000000000000000008 Np2 6 7 1 Barrier 7 9 a Neui gt 2 2mm Barrier Na E a Ns2 10 3 Npi 5 6 Figure 14 Transformer Pin Assignment and Configuration Table 2 Winding Specifications No Winding Pin S F Wire Turns Winding Method 1 Np 526 0 159 100 Ts Solenoid Winding 2 Insulation Polyester Tape t 0 025 mm 3 Layer 3 Ns 135 2 0 45 12 Ts Solenoid Winding 4 Insulation Polyester Tape t 0 025 mm 3 Layer 5 Np 6 gt 7 0 259 44 Ts Solenoid Winding 6 Insulation Polyester Tape t 0 025 mm 3 Layer 7 NA 1029 0 159 37 Ts Solenoid Winding 8 Insulation Polyester Tape t 0 025 mm 3 Layer 9 Ns 3 gt 4 0 259 22 Ts Solenoid Winding 10 Insula
19. 5 Co 67 0 1 7 72 73 7 75 7 sa 7 9 1 2 83 8 85 se 4 6 7 8 4 O0 N Part Reference Part Value LP801 PFC3819QM LX801 LX802 CV630055 QS802 QS803 QS854 RL801 RL802 RL804 RL806 RL808 RL811 RL815 RL835 RCO805JR 07150KL RL836 RL813 RL803 RL805 RCO805JR 073R3L RL807 RL809 JPM801 JPM802 RCO805JR 070RL RS812 RL810 RCO805JR 079k1L RP805 RM809 RP812 RL812 RL814 RL818 RL819 RM823 RCO805JR 0710kL RM839 RS855 RS858 RL816 RL817 RL825 RL826 RC1206JR 070R2L RS811 RL820 RL821 RM830 RCO805JR 0712kL RL822 RL823 RCO805JR 077k5L RM828 RL828 RL829 RS856 BS857 RC0805JR 0715kL RL832 RL841 RCO805JR 0775kL RL834 RL839 RCO805JR 071k8L RL837 RL840 2 Q 2 W RM827 RL838 RM841 RL842 RCO805JR 0739kL RS808 RS815 RM826 RL847 RL850 RCO805JR 071kL RC0805JR 075k6L 2013 Fairchild Semiconductor Corporation 20 Qty t 2 1 2 2 1 2 3 1 11 1 QA vaada Sei 300 uH PFC Inductor Line Filter Opto Coupler 300 V 14 A MOSFET 600 V Rpson 0 19 Q MOSFET 600 V Rpson 0 6 Q MOSFET PNP Transistor NPN Transistor 150 kQ 2012 SMD 3 3 Q 2012 SMD 0 Q 2012 SMD 9 1 kQ 2012 SMD 10 kQ 2012 SMD 0 2 O 3216 SMD 12 kQ 2012 SMD 7 5 kQ 2012 SMD 15 kQ 2012 SMD 75 kQ 2012 SMD 1 8 kQ 2012 SMD 2 Q 2 W Resistor 39 kQ 2012 SMD 5 6 kQ 2012 SMD Ya Vendor TDK TNC Fairchild Semiconductor Fairchil
20. 6 FEBFAN7631 L17U120A Rev 1 0 0 l FAIRCHILD Ea RIO WE ERI SEMICONDUCTORS DL802 SOV 1 ZA LL802 RURD620 VLED Cont SPI SDH1360 680 RL805 3R3 RL809 QL802 OR FDPF14N30 LL4148 DL804 ICL801 RL814 FAN73402 10K DL807 p 15V SD RL823 T CL808 7 5K 2 i CL821 0 1 1OuF 50V VVV RL825 3 RL826 0 2R 3216 0 2R 3216 Z 4 CL813 l 10p LA CL818 RL831 RL841 nc NC B 7 RL839 1 8k RL836 150K CL822 8 RVBO2 4 T ton 50k p 2 RL84 39k RL840 2R 2W JPM804 NC Ah Figure 13 2013 Fairchild Semiconductor Corporation 17 ww fairchildsemi eom 100V 600mA CL804 CL805 RL806 47uF 160V 47uF 160V 150k RL811 150k DIM2 RL815 RL819 150k 16 REF2 RL821 10k 12k 18 a IM 14 RL829 13 15k e HW T CL81 6 8n A CL816 10 9 TN2 Schematic for Boost Channel 2 FEBFAN7631 L17U120A Rev 1 0 0 FAIRCHILD SEMICONDUCTOR 6 Bill of Materials Part Reference BDIM1 BDIM2 CL801 CL802 CL804 CL805 k 3 CL803 CL809 CL810 4 CL806 CS808 CS814 CL821 CP806 CS807 CL807 CS809 CS810 CS811 CM811 CS812 N CS815 CL815 CL816 CM818 CL808 CL811 CL813 CM814 7 CL812 CL814 CM807 CM810 CL819 CL822 CP809 CP811 CL820 CL823 sch 0 CM801 CM802 CM803 CM804 11 CM806 CM808 1 CM809 Co CM816 15 CM817 CM820 sch N CM823 17 CM824 18 CN801 19 CN802 CN803 CN804 CN805 20 CP801 CP
21. 802 21 CP803 2 CP805 CM812 CS813 23 CP807 24 CP808 25 CS802 26 CS803 27 CS804 2013 Fairchild Semiconductor Corporation Part Value 47 UF 160 V C0805C112J5GACTU KMG 10 uF 35 V C0805C104J5GACTU NHL 330 uF 250V C0805C224J 5GACTU C0805C474J5GACTU C0805C473J5GACTU 4 7 nF 630 V CO805C822J5GACTU C0805C562J5GACTU C1206C473J1GACTU C0805C204J5GACTU C0805C105J5GACTU C1206C202J5GACTU KMG 47 yF 35 V KMG 470 uF 35 V SEN ww fairl se 8 Me Electrolytic Capacitor 1 2 nF 50 V SMD Electrolytic Capacitor 1 2 nF 50 V SMD 10 pF 50 V SMD 6 8 nF 50 V SMD 10 nF 50 V SMD 1 nF 50 V SMD Electrolytic Capacitor 220 nF 50 V SMD 470 nF 50 V SMD 47 nF 50 V SMD Film Capacitor 8 2 nF 50 V SMD 5 6 nF 50 V SMD 47 nF 100 V SMD 3 Pin Connector 2 Pin Connector Electrolytic Capacitor Film Capacitor Electrolytic Capacitor 1 200 nF 50 V SMD we ML CC 1 UF 50 V SMD 1 2 2 nF 630 V SMD Kemet MLCC Electrolytic Capacitor Electrolytic Capacitor FEBFAN7631_L17U120A Rev 1 0 0 AA FAIRCHILD SEMICONDUCTOR K ww fairchildsemi com 82 nF 50 V SMD Kemet MLCC X Capacitor Carli Y Capacitor Samwha Y Capacitor Samwha 200 V 6 A Ultrafast Fairchild Diode Semiconductor Part Reference Part Value 28 CS806 C1206C823J5GACTU 29 CX801 CX802 30 CY801 CY802 31 CY803 CY806 MPX334 SDC471J10FS10 SDC472J10FK7 4 2 2 1 32 DL801 DL802 RURD620 2 DM803
22. File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help Tigger mg Trigger gg 10 0 Vidiv 10 0 Vidiv 200 Vidiv 5 00 msidiv Stop 46V 10 0 Vidiv 10 0 Vidiv 200 Vidiv 2 00 perd Auto 46V 30 00 V ofst 30 000 V 216 0 V ofst 5 00 MS 100MSis Edge Positive 30 00 V ofst 30 000 V 216 0 V ofst 100k5 50GSisfEdge Positive EAM l SN X1 224us Me 448ys l Sch 1 turn l S Vis 22354us Me 44732us 2 T 214 X2 224yus 1 4X 223 2 kHz t 20 mVit 13 244 U 2 X2 1 3378 uS 1 AX 223 554 kHz 7 941 Vl y 38V D 470mVlay 16469VIay 402V p 7 26 2013 4 40 36 PM amp Trailing number s in the filename were truncated to allow auto numbering Figure 57 No Load 5 ms div Figure 58 No Load 2 us div Figure 59 and Figure 60 show key waveforms in the secondary side of the LLC converter at no load condition CH1 I secondary 0 5 A div CH2 Vax pmso2 100 V div CH3 V AK DM802 100 V div easure Math Analysis Utilities Help easure Math Analysis Utilities X1 37586us Ae 42922us En 1103V Xi 288us Me 458ys 99 17 V X2 533 6ns 1 AX 232 98 kHz SE 2 Ero X2 1J0ys 14 218 3 kHz beet D 7 26 2013 5 01 11 PM LeCroy 7 26 2013 5 01 39 PM Figure 59 No Load 5 ms div Figure 60 No Load 2 us div Trigger MOMS Trigger NUS 100 Vidiv 100 Vidiv 5 00 ms divk Stop 65 mA 100 Vidiv 100 Vidiv 2 00 psrdiv Stop 65 mA 0 00 V offset 200 0 V ofst 250MS 50MS s Edge Positive 0 00 V offset 200 0 V ofst 100kS 50GSisfEdge Po
23. L 9 Sosna AGE 14n0 u v L ZI8NO 608INO co x ozs oLswa 9LZE OL HG Ne ON 10 Le T li vooraan 80849 voswa pi SS MT NT LLSINH ZO9N0094d9 l l LOSINO OH Z NU L 908INH HO Odd uot a OLS yee HSH uot T We z A0 E L E We z 908 H M A H 19004 E L08INId T NE GOIN AOG dA Schematic for LLC Part RM830 should be NC in case of 50 V 2 4 A output and use 16 k value in case of 100 V 1 2 A output Figure 11 FEBFAN7631 L17U120A Rev 1 0 0 15 2013 Fairchild Semiconductor Corporation l FAIRCHILD re RH 0g RR MENU ww fairchildsemi eom SEMICONDUCTOR 15v gt gt 18V4 LL801 DL801 50V 1 2A 690H SPI SDH 1360 680 RURD620 100V 600mA T P RL803 3R3 CL801 CL802 RL804 RL807 47uF 160V 47uF 160V 150K OR RL808 LL4148 150K DL803 LL4148 RL812 ICL802 DIM 10K FAN73402 lt B RL813 RL818 150K 15VA gt 1 16 xii DL806 CL807 RL820 ES1D cL806 100n T1 12k RL817 RL816 D 14 0 2R 3216 0 2R 3216 3 lt p 15k Ge CL81 CL811 Jr 6 8n 10p CL815 REF 1 T 12 NA T 100n CL817 O lt E RL83 NC RL830 75k NC da FO ADIMI RL835 150k RV801C l CL819 8 9 TN1 T 10n RL837 2R 2W JPM803 NC DAT DIM1 CN803 VLED d VLED1 CON3 Figure 12 Schematic for Boost Channel 1 XUPM805 should be opened in case of 50 V 2 4 A output and shorted in case of 100 V 1 2 A output 2013 Fairchild Semiconductor Corporation 1
24. P802 200 V div CH4 Tax DP802 0 5 A div File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help Tigger QN 500 mA div 2 00 Gidd Stop 560 mA 1 5000 A 100 MS 50GSisfEdge Positive L 504 8 mA 90 6 mA ay 414 2 mA a 200 Vidiv 200 Vidiv 500 mAdiv 5 00 msidivk Stop 470 V 200 Vidiv 200 Vidiv 10 0 V offset 600 0 V ofst 1 5000 A 12 5 MS 250 MS s Edge Either 10 0 V offset 600 0 V ofst l em m 1 l 49 8 V T T 2 E ay 326 4 V X1 56524ys Ae 5 5848us vis 24 999996 ms AX Ons 4823V 276 6 VI r X2 676ns 10 179 057 kHz T X2 24999996 ms e 1538V Z 328 5 E 7 26 2013 4 19 07 PM Trailing number s in the filename were truncated to allow auto numbering Figure 47 Vn 85 Vac 60 Hz 5 ms div Figure 48 Vin 85 Vac 60 Hz 2 us div 2013 Fairchild Semiconductor Corporation 35 FEBFAN7631_L17U120A Rev 1 0 0 ww fairchildsemi eom ge FAIRCHILD C2120282 E 0E OK MENU SEMICONDUCTORS Figure 49 and Figure 50 show key waveforms of the PFC stage at 300 Vac line voltage and rated output load condition CH1 Ips opso 2 A div CH2 Vps open 200 V div CH3 V AK DP802 200 V div CH4 Tax DP802 2 A div easure Math Analysis Utilities Help File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help l 200 Vid
25. Power Factor THD 85 Vac 60 Hz 2 503 49 69 V 0 998 4 58 120 Vac 60 Hz 2 503 A 49 69 V 0 997 4 65 140 Vac 60 Hz 2 507 A 49 69 V 0 995 4 74 180 Vac 50 Hz 2 502 A 49 69 V 0 992 5 32 230 Vac 50 Hz 2 503 A 49 69 V 0 980 7 89 300 Vac 50 HZ 2 501 A 49 69 V 0 945 15 13 2013 Fairchild Semiconductor Corporation 27 FEBFAN7631_L17U120A Rev 1 0 0 FAIRCHILD SEMICONDUCTOR ww fairc ildsemi om 8 3 Constant Current and Voltage Regulation Table 13 and Figure 20 show the typical CC CV performance on the board showing very stable CC performance over a wide input range The results are for PFC and LLC converters with a single LED channel connected and measured with E Load CR Mode Table 13 Constant Current Regulation by Output Voltage Change 25 V 50 V mout Voltage 1 M Max wv ee Vour V lour MA Vour V lour mA 85 Vac 60 HZ 49 60 2552 49 70 2560 0 03 0 04 120 Vac 60 HZ 49 60 2552 49 70 2560 0 03 0 04 230 Vac 50 HZ 49 70 2552 49 90 2560 0 05 0 04 300 Vac 50 HZ 49 70 2552 49 90 2560 0 05 0 04 50 40 gt E 30 5 2 a 20 85V ac 60Hz 10 120Vac 60Hz 230V ac 50Hz 300V ac 50Hz 0 l l l 0 500 1000 1500 2000 2500 3000 Output Current mA Figure 20 Constant Current Regulation Measured by E Load CR Mode 2013 Fairchild Semiconductor Corporation 28
26. Vac 60 Hz 49 71 1 253 69 60 62 29 89 49 180 Vac 50 Hz 49 71 1 254 69 50 62 34 89 69 230 Vac 50 Hz 49 71 1 254 69 30 62 34 89 95 300 Vac 50 Hz 49 71 1 252 69 10 62 24 90 07 Table 11 shows stand by power consumption of 85 Vac gt 140 Vac low line 60 Hz and 180 300 Vac high line 50 Hz input voltage ranges The results are measured when the PS ON switch 1s turned off Table 11 System Efficiency Input Voltage Input Power W 85 Vac 60 Hz 0 283 120 Vac 60 Hz 0 306 140 Vac 60 Hz 0 315 180 Vac 50 Hz 0 319 230 Vac 50 Hz 0 341 300 Vac 50 Hz 0 397 2013 Fairchild Semiconductor Corporation 26 FEBFAN7631_L17U120A Rev 1 0 0 E FAIRCHILD EE EE SEMICONDUCTOR ww fairchildsemi eom 8 2 Power Factor and Total Harmonic Discharge THD Power factor and THD were measured in 85 140 Vac low line 60 Hz and 180 300 Vac high line 50 Hz input voltage ranges The measured data were results for the overall system with two channel LED loads connected Dee 0 998 0 997 0 995 mee ndis 0 980 0 945 0 900 24 0 0 800 18 0 15 13 8 0 700 12 0 T 0 600 6 0 4 58 4 65 SH 0 500 0 0 Sa ae 120Vac 140V ac 180V ac 230V ac 300V ac Input Voltage Figure 19 Power Factor amp Total Harmonic Distortion Table 12 Power Factor amp Total Harmonic Distortion Input Voltage Output Current Output Voltage
27. ad 5 ms div Figure 54 Rated Load 2 us div Figure 55 and Figure 56 show key waveforms in the secondary side of the LLC converter at rated output load condition CH1 I secondary 2 0 A div CH2 Vax pmso2 100 V div CH3 V AK DM802 100 V div File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help CHEAP A W WV n f T W vi V i A A Trigger CE 2 00 Nay 100 Vidiv 5 00 msidiv Stop 260 A 2 00 Nay 100 Vidiv 2 00 usidiv Stop 260 A 6 000 A ofst 0 00 V offset 250MS S50MSisfEdge Positive 6 000 A ofst 0 00 V offset 100 MS 50GSisfEdge Positive l 289 mAl 41 06 V Vis 288uS Me 458ys 413 MATL 18 70 V X1 28804us AX 45764us t 121 mailt 78 50 V X2 1 70 HS 14 218 3 kHz 379 mA r 3 26 V X2 1 6960 Us 1 4X 218 512 kHz ay 168 mAl Ay 37 44 V ELE Ay 21 96 V LeCroy 7 26 2013 5 00 08 PM LeCroy 7 26 2013 4 59 49 PM Figure 55 Rated Load 5 ms div Figure 56 Rated Load 2 us div 2013 Fairchild Semiconductor Corporation 37 FEBFAN7631_L17U120A Rev 1 0 0 l FAIRCHIL D Sp ww fairchlidsemi com SEMICONDUCTOR Figure 57 and Figure 58 show key waveforms in the primary side of the LLC converter at no load condition CHI N GATE QM802 10 N div CH2 VGATE_QM801 10 V div CH3 N Gr CM816 200 V div CH4 Ii TM801 1 0 A div easure Math Analysis Utilities elp
28. anties and will appropriately address any warranty issues that may arise Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors 2013 Fairchild Semiconductor Corporation 44 FEBFAN7631 L17U120A Rev 1 0 0
29. d Semiconductor Fairchild Semiconductor Fairchild Semiconductor Fairchild Semiconductor Fairchild Semiconductor Yageo Yageo Yageo Yageo Yageo Yageo Yageo Yageo Yageo Yageo Yageo Abel Yageo Yageo Yageo Abel Yageo Yageo Yageo Yageo Yageo Yageo Yageo Yageo Yageo FEBFAN7631_L17U120A Rev 1 0 0 SEN FAIRCHILD SEMICONDUCTOR ww fairl asemi Se Me Part Value RC1206JR 0710RL RCO805JR 0724kL RC1206JR 071KL RCO805JR 0720kL RCO805JR 075k1L RC1206JR 0718KL RC0805JR 072k2L RCO805FR 0710kL RCO805FR 072k2L RCO805JR 074M3L RCO805JR 0710RL RCO805JR 0747KL RCO805JR 07150L RCO805JR 0791KL 0 1 0 5 W RCO805JR 074K7L RC1206JR 07100KL RC1206JR 0730KL RC1206JR 070RL RCO805JR 071k5L RC1206JR 07120L 3D15 Part Reference 88 RM817 RM820 RM825 RS816 RS817 RS818 RS819 RS820 RM829 RS809 RM832 RM838 RM833 RM840 RM836 RM837 RM840 RP801 RP804 RP807 RP809 RP803 RP806 RP811 RP813 RP814 RP816 RS804 RS805 RS806 RS821 RS822 RS823 RS807 RS810 RS824 RS835 RT1 RT2 1 10 Q 2012 SMD Yageo 1 24 kQ 2012 SMD Yageo 1 1 kQ 3216 SMD Yageo 20 kO 2012 SMD Yageo O N O O 01 5 1 kQ 2012 SMD Yageo 93 18 kQ 2012 SMD Yageo O gt 2 2 kQ 2012 SMD Yageo 10 kO F 2012 SMD Yageo 97 10 Q 2012 SMD Yageo 47 kQ 2012 SMD Yageo 100 101 102 103 104 105 106 107 108 109 2 2 kO F 2012 SMD Yageo 15
30. e 6 Winding Specifications No Winding Pin S gt F Wire Turns Winding Method 1 Np 42 0 1 60 Litz 37 Ts Solenoid Winding 2 Insulation Polyester Tape t 0 025 mm 3 Layer Ns 12 gt 9 7 Ts Solenoid Winding 3 0 08 0 120 Litz peer Na 10 gt 7 7 Ts Solenoid Winding 4 Insulation Polyester Tape t 0 025 mm 3 Layer Table 7 Electrical Characteristics Pin Specifications Remark Inductance Lp 4 2 810 WH 10 100 kHz 1 V Leakage Lr 5 7 105 uH Short One of the Secondary Windings 2013 Fairchild Semiconductor Corporation 24 FEBFAN7631_L17U120A Rev 1 0 0 pe Cp CN DCN NN FAIRCHILD SEE SEMICONDUCTOR ww fairchildsemi com 8 Performance of Evaluation Board Table 8 Test Condition amp Equipments Ta 25 C AC Power Source PCR500L by Kikusui Power Analyzer PZ4000000 by Yokogawa Electronic Load PLZ303WH by KIKUSUI Multi Meter 2002 by KEITHLEY 45 by FLUKE Oscilloscope 104Xi by LeCroy Thermometer Thermal CAM SC640 by FLIR SYSTEMS LED EHP AXOSEL GTO1H P03 3W by Everlight Ambient Temperature Test Equipment 8 1 System Efficiency System efficiency 19 measured in 85 140 Vac low line 60 Hz and 180 300 Vac high line 50 Hz input voltage ranges The results are for PFC and LLC converters in which a single LED channel can be connected and measured in the rated load condition 50 V 2 5 A 30 minutes after AC power is turned on 95
31. e life support device or system or to affect its with instructions for use provided in the labeling can be reasonably safety or effectiveness expected to result in significant injury to the user ANTI COUNTERFEITING POLICY Fairchild Semiconductor Corporation s Anti Counterfeiting Policy Fairchild s Anti Counterfeiting Policy is also stated on our external website www fairchildsemi com under Sales Support Counterfeiting of semiconductor parts is a growing problem in the industry All manufacturers of semiconductor products are experiencing counterfeiting of their parts Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation substandard performance failed applications and increased cost of production and manufacturing delays Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts have full traceability meet Fairchild s quality standards for handling and storage and provide access to Fairchild s full range of up to date technical and product information Fairchild and our Authorized Distributors will stand behind all warr
32. erating frequency up to 600 kHz protections such as LUVLO and a selectable latch or A R protection using the LS pin for user convenience The Zero Voltage Switching ZVS technique reduces the switching losses and improves the efficiency significantly ZVS also reduces the switching noise noticeably which allows a small Electromagnetic Interference EMI filter Offering everything necessary to build a reliable and robust resonant converter the FAN7631 simplifies designs and improves productivity and performance The FAN7631 can be applied to resonant converter topologies such as series resonant parallel resonant and LLC resonant converters 2013 Fairchild Semiconductor Corporation 6 FEBFAN7631_L17U120A Rev 1 0 0 pe Cp CN DCN NN FAIRCHILD EE EEN ww fairchildsemi com SEMICONDUCTOR a 1 3 1 Features Variable Frequency Control with 50 Duty Cycle for Half bridge Resonant Converter Topologies High Efficiency through Zero Voltage Switching ZVS Up to 600 kHz Operating Frequency High Gate Driving Current 500 mA 1000 mA Precise Adjustable Output Over Voltage Protection OVP Programmable Dead Time using a Resistor Pulse Skipping and Burst Operation for Frequency Limit programmable at Light Load Condition Simple Remote on off Control with Selectable Latch or A R using FI or LS pin Protection Function Over Voltage Protection OVP Overload Protection OLP Over Current Protection OCP Abnorma
33. ge Either X1 24999996ms AX Ons 1 4484 VIL 6 8 VIL 40 3 mA X1 9 9998 US A 0 0 ns X2 24 999996 ms 1 AX f 448 4 VI f 6 8 Vit 40 3 mA X2 9 9998 US 1 Ay 0 0 Vi Ay Un 55 0 0 mA LeCroy 7 26 2013 4 17 07 PM 2013 Fairchild Semiconductor Corporation 36 FEBFAN7631_L17U120A Rev 1 0 0 aa FAIRCHILD KE ww fairchildsgmi com SEMICONDUCTOR 8 11 Key Waveforms for LLC Stage Figure 53 and Figure 54 show key waveforms in the primary side of the LLC converter at rated output load condition CH1 Vearr omgo2 10 V div CH2 Veare omgo1 10 V div CH3 V cr CM816 200 V div CH4 Tir TM801 1 0 A div File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help I 212 kHz gt e Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help 10 0 Vidiv 10 0 Vidiv 200 Vidiv 5 00 msidivk Stop 600 mV 10 0 Vidiv 10 0 Vidiv 200 Vidiv 2 00 psidiv Stop 600 mV 30 00 V ofst 30 000 V 215 0 V ofst 5 00 MS 100MSisfEdge Positive 30 00 V ofst 30 000 V 216 0 V ofst 100 MS 50GSisfEdge Positive 1 390 myl 11 858 VIL 118 0 V Mis 21 98657ms AX 781 78 ps L 660 ol 3 111 VEL 38 0 V X1 24676us ANC 1 7054 us t 14 44 M 1 550 VI t 173 5 V X2 22 76835 ms 1 4X 1 27913 kHz f 220 U 2 582 Vit 37 8 V X2 2 2378 uS WAX 212 522 KHz Hi 55 5 V r LKR Ei 529 mVp Ay 200 mV 14 83 Vp Ay 13 408 Vf Ay LeCroy 7 26 2013 4 37 11 PM 7 26 2013 4 38 58 PM Figure 53 Rated Lo
34. ge T Roll 200 ms div Stop 174V X1 453460ms Ae 455460ms K2 2 000 ms 1 8X 2 19558 Hz X1 335 548ms A 337 548 ms x2 2000ms 1 2 96254 Hz 7 26 2013 2 12 24 PM A Trailing number s in the filename were truncated to allow auto numbering Figure 33 Vin 85 Vac 60 Hz Figure 34 Vw s 300 Vac 50 Hz Figure 35 and Figure 36 show the startup and stop performance for the LLC converter according to the PS ON switch operation at rated output load The LLC output current is raised up to the rated voltage within 50 ms after the PS ON switch is turned on and the output current drops to zero quickly when the PS ON switch is turned off in standby Status CHI VDD LLC 10 V div CH2 Vps_on 2 N div CH3 VOUT LLC 20 V div CH4 lout LLC 2 A div Time Scale 200 ms div Trigger i Timebase Oma Tigger mem Timebase Oma Tiger wem 10 0 Vidiv 20 0 Vi 2 Kl 10 0 Vidiv 20 0 Vidiv Rail 200 ni Stop 174V 0 00 V offset 0 00 V offset 40 20 V ofst LOOMS 500 kS sf Edge Negative gt X1 1 000000s As 1 999998 s ES X1 1 000000s AX 1 999998 s X2 999998 ms 1 X 500 0005 mHz S E X2 999 998ms 1 2X 500 0005 mHz 7 26 2013 2 17 58 PM 7 26 2013 2 18 37 PM Figure 35 PS ON Figure 36 PS OFF 2013 Fairchild Semiconductor Corporation 32 FEBFAN7631 L17U120A Rev 1 0 0 l FAIRCHILD EE a EA ae QUELS LS UN d SEMICONDUCTOR 8 8 Key Waveforms for Input and Output Figure 37 and Figure 38 show AC input
35. gt CN801 INLET 2013 Fairchild Semiconductor Corporation 14 ww fairchildsemi eom DP801 1N5408 VPFC DP802 N k FFPFO8H60S LP801 PFC3819QM I CP803 680n 630V d A 4 3M T CP801 330uF 250V RP815 LL4148 3 3 DP804 RP804 CP802 QP802 4 3M 330uF 250V CPF190N60 pem RP806 RP805 47k 10K DP803 RP807 ES1D 4 3M 8 7 VCC l RP811 re 150 RP809 4 3M 31 7cD il 3 ZDP801 3 GO 1 NC ZX RP81 P807 e RP813 10k 200n O 91K 6 2 P806 CP805 00n cnal CP809 T OuF 35V 1u ICP801 in RP816 T T FL7930C T 4 7K RP817 NC QI RP814CP811 0 1 5W in PEC OK Figure 10 Schematic for PFC Part FEBFAN7631_L17U120A Rev 1 0 0 FAIRCHILD E S E SEMICONDUCTOR VP Z AOS ALS Sean DER ges wee Ao 9 ju6 Juz 8 Yad Nf 9L8NO ZESNY NASI gt AN 0Z8IND zO8Ndr 4 401 LE8NH BI KE Dau SpLtrT 608a uadwnr M I HO Bes H 18004 39 ZANI UON L VOS el uo g II LANT WON ZANI LS S 808A HANI ZLNO L gt ES SINES YOO L YGL YZL Spee 8L8IND Scan Joan ME0LWSL UL T i 0849 1900202 Ha tlg ZORN 0 WEEN US LOSINL ML cosy 9LZE UZY lt _IN3SI v28INO ML Z 0 NE9 4N089 NE9 4N089 Z08 v0 Z08 MET emm Wu Ek INO T Nasr ALSO ON 2m SE XE LOSINH soso g TU 912EMBT 9 NOT 9 3n089 9 3n089 A OvSWH ses CO LO8N 2 R 1L900z0ZHa Loswd Sr LET Z08INC LE9ZNY4 LO8INOI aii L 6 8 dot 9LZE ML 908A v LSINO Seg 3001 LZ9I H OF Z HOL Eze u Z09N00943dO O1 14 c08INO L
36. iv 200 Vidiv 2 00 Adiv 2 00 msidiv Stop 142A 200 Vidiv 200 Vidiv 2 00 Aldi 5 00 psidivi Stop 142A 10 0 V offset 600 0 V ofst 6 000 A ofst 5 00 MS 250MSisfEdge Positiva 10 0 V offset 600 0 V ofst 6 000 A ofst G Edge Positiva 1 iM L re DA l TEA X1 18 832us Ms 19 028 us SEH l eig 1 a mA Mis 157942us AS 15 8832 us f 44192 VIT 1 T 1 015A X2 196ns 1 AX 52 55 kHz T T T mA X2 890ns tc 62 9596 kHz Ki 477 0 Vi Ay E A PAU dy 1 304 A 390 0 Ei 386 1 Vi amp y 303 mA amp Trailing number s in the filename were truncated to allow auto numbering amp Trailing number s in the filename were truncated to allow auto numbering Figure 49 VIN 300 VAC 50 Hz 2 ms div Figure 50 VIN 300 VAC 50 Hz 5 us div Figure 51 and Figure 52 show key waveforms of the PFC stage at 300 Vac line voltage and no load condition CH1 Ips gpgo2 0 5 A div CH2 Vps ops 200 V div CH3 V AK DP802 200 V div CH4 Tax DP802 0 5 A div easure Math Analysis Utilities Help File Timebase Trigger Display Cursors Measure Math Analysis Utilities Help 200 Vidiv 200 Vidiv 10 0 V offset 600 0 V ofst T H Ay E Py A Trailing number s in the filename were truncated to allow auto numbering Figure 51 Vw 300 Vac 50 Hz 5 ms div Figure 52 Vin 300 Vac 50 Hz 2 us div I ES 5 00 ms divk Stop 200 Y 200 Vidiv 200 Vidiv 500 mA div 2 00 sidi Stop 448V 125MS 250 MSisfEdge Either 10 0 V offset 500 0 V ofst 1 5000 A 100 MS 50GSisfEd
37. l Over Current Protection AOCP Internal Thermal Shutdown TSD and High Precise Line Under Voltage Lockout LUVLO Level Change OCP Function during Startup SOP 16 Package 1 3 2 Internal Block Diagram LV Gc LVcc Good Vcc 10 12 5 V C _ High Side 15 Gate Driver 5096 Duty Cycle TU Frequency Divider 600kHz Current Steering Protection Figure 3 Block Diagram of FAN7631 2013 Fairchild Semiconductor Corporation 7 FEBFAN7631 L17U120A Rev 1 0 0 E FAIRCHILD EE EE SEMICONDUCTOR ww fairchildsemi com 1 4 General Description of FAN73402 The FAN73402 is a single channel boost controller that integrates an N channel power MOSFET for PWM dimming using Fairchild s proprietary planar Double diffused MOSFET DMOS technology The IC operates as a constant current source for driving high current LEDs It uses Current Mode control with programmable slope compensation to prevent sub harmonic oscillation The IC provides protections including open LED protection over voltage protection and direct short protection for high system reliability The IC internally generates a FAULT signal with delay if an abnormal LED string condition occurs PWM dimming and analog dimming functions can be implemented independently Internal soft start prevents inrush current flowing into output capacitor at startup 1 4 1 Features Single Channel Boost LED Switch Internal Power MOSFET for PWM Dimming
38. n be used to shutdown the boost power stage when PFC output voltage reaches the proper level with hysteresis 1 2 1 Features Additional PFC Ready Function Input Voltage Absent Detection Circuit Maximum Switching Frequency Limitation Internal Soft Start with Overshoot Prevention Internal Total harmonic Distortion THD Optimizer Precise Adjustable Output Over Voltage Protection OVP Open Feedback Protection and Disable Function Zero Current Detector ZDC 150 us Internal Startup Timer MOSFET Over Current Protection OCP Under Voltage Lockout with 3 5 V Hysteresis UVLO Low Startup 40 uA and Operating Current 1 5 mA Totem Pole Output with High State Clamp 500 800 mA Peak Gate Drive Current SOP 8 Package 2013 Fairchild Semiconductor Corporation 5 FEBFAN7631_L17U120A Rev 1 0 0 pe Cp CN DCN NN FAIRCHILD EE SEMICONDUCTORS 1 3 1 2 2 Internal Block Diagram Sy Y ww fairchildsemi com i BIAS bias THD optimized sawtooth generator Startup without Overshoot clamp circuit Viy Absent N 7 1 60 2 24 Figure 2 Block Diagram of FL7930C General Description of FAN7631 The FAN7631 is a pulse frequency modulation controller for high efficiency half bridge resonant converters that includes a high side gate drive circuit an accurate current controlled oscillator and various protection functions The FAN7631 features include variable dead time high op
39. ox Max 65 2 Circle Max 64 2 Dist 0 5 Trefl 20 0 s 0 9 Figure 75 Board Temperature Vin 85 Vac L Dist 0 5 Trefl 20 0 0 96 Figure 76 shows temperatures measured for the primary top and secondary bottom active components at 300 Vac line voltage and rated output load two LED channels 100 V 1 2 A Spot 51 2 C e Box Primary Max 54 0 Circle Max 50 8 Line le Max 53 9 K Spot 69 5 Box Bottom Max 82 1 Circle SC Boost Diode DL 802 GC i er c Dist 0 5 Trefl 20 0 0 96 Figure 76 Board Temperature Vin 300 Vac Dist 0 5 Trefl 20 0 0 96 Note The FAN73402 temperature can be reduced by changing PCB layout 2013 Fairchild Semiconductor Corporation 43 FEBFAN7631 L17U120A Rev 1 0 0 FAIRCHILD SEE SEMICONDUCTOR Y ww fairchildsemi com 9 Revision History me Date Description OOS O July 2013 Initial Release WARNING AND DISCLAIMER Replace components on the Evaluation Board only with those parts shown on the parts list or Bill of Materials in the Users Guide Contact an authorized Fairchild representative with any questions The Evaluation board or kit is for demonstration purposes only and neither the Board nor this User s Guide constitute a sales contract or create any kind of warranty whether express or implied as to the applications or products involved Fairchild warrantees that its p
40. pe Cp CN DCN NN FAIRCHILD SEMICONDUCTOR ww fairchildsemi com User Guide for FEBFAN 631_L17U120A 120 W LED Driver at Universal Line Featured Fairchild Products FSL117MRIN FL7930C FAN7631 FAN73402 Direct questions or comments about this evaluation board to Worldwide Direct Support Fairchild Semiconductor com 2013 Fairchild Semiconductor Corporation 1 FEBFAN7631 L17U120A Rev 1 0 0 ww fairchildsemi com pe Cp CN DCN NN FAIRCHILD EE EEN SEMICONDUCTOR Table of Contents OO DOR eo E hom D DI E EMEN DN S AT 3 1 1 General Description of FSLIT7MIRN 3 1 2 n 4 1 3 Internal Block Diagram emm sise nnan annan ananas nanas 4 1 4 General Description of HEHE e eeesscciscc cccicicccicicicicccicscicscicecicecicicicecicacine 5 1 5 Features 05978 MOT SRE 5 1 6 Internal Block Dia grar sss sss sv essere ner nns enan sese sese arenae rea 6 1 7 General Description of BARCO cccccscssssssscccccceecssessssccccsseecesessssveacsnees 6 1 8 Features RR OA SRE 7 1 9 Internal Block Diagram ss I 1 10 GEMERAMD escription Of EAD AE a litte eee 8 1 11 HEAR E RAE s 8 1 122999 uic ualle ck Diagramme EEN e 9 2 ee culicaimonssienlis a luat on Bodrum lt 2 2200000000000 A 10 3 VR rer lr a RII o KR o oss XM 11 4 JISTR oard PCB nn ENNEN 12 5 SCDemEU
41. roducts meet Fairchild s published specifications but does not guarantee that its products work in any specific application Fairchild reserves the right to make changes without notice to any products described herein to improve reliability function or design Either the applicable sales contract signed by Fairchild and Buyer or if no contract exists Fairchild s standard Terms and Conditions on the back of Fairchild invoices govern the terms of sale of the products described herein DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY FUNCTION OR DESIGN FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS NOR THE RIGHTS OF OTHERS LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or systems which a are 2 A critical component is any component of a life support device or intended for surgical implant into the body or b support or sustain system whose failure to perform can be reasonably expected to life or c whose failure to perform when properly used in accordance cause the failure of th
42. s ASEEEEEMNMKMKWWES J ooo R eee N 13 g I MECS CS 18 TENER ener Design RR v E ANNA 22 dole flyback Transformer Te 0DE T 22 T2 BEC Inductor LPS amp 0 11 sss sss vs s lt DT 23 EE ELC Transformer TM S s sv sss ve enn 24 S EZET Of Evaluation Board ARR 25 8 1 System Efficiency EB EE 25 8 2 Power Factor and Total Harmonic Discharge CTIHID 27 8 3 Constant Current and voltage Regulation 28 8 4 Overall Startup Performance ST 29 8 5 Startup Performance in Flyback Stage eere 30 8 0 Sianu3Estormance in PFC stage TT 31 8 7 Sanupiemonmance in LLC Stage fr 32 8 8 Key Waveforms for Input and Output 33 8 9 CER nvetonmisskendbl ds EE EE 34 8 10 LE ee ns or IRC PEER Re 35 8 11 KC A 8 37 8 12 Key Waveforms for Single Channel Boost Stage sss 39 8 13 Dimming POELE nn nni 40 8 14 LED Short Open Protection at Multi CH Output sss sese 42 8 15 Operating K T 0602449044044002 EU 43 RS TS 0111 e 44 2013 Fairchild Semiconductor Corporation 2 FEBFAN7631_L17U120A Rev 1 0 0 pe Cp CN DCN NN FAIRCHILD EE SEMICONDUCTORS ww fairchildsemi com This user guide supports the evaluation kit for the FSLII7MRIN FL7930C FAN7631 and FAN73402 orderable as FEB L0O17U120B It should be used in conjunction with the product datasheets as well as Fairchild
43. sitive 1 9 4 V 28 6 V 19 2 V 2013 Fairchild Semiconductor Corporation 38 FEBFAN7631_L17U120A Rev 1 0 0 E FAIRCHILD EEE ww fairchlidsemi com SEMICONDUCTOR 8 12 Key Waveforms for Single Channel Boost Stage Figure 61 and Figure 62 show key waveforms of a single channel boost converter at rated output load condition CHI Ips_ rs02 2 0 A div CH2 Vps oam 100 V div CH3 V AK_DL802 100V div CH4 Tax DL802 2 0 A div easure Math Analysis Utilities easure Math Analysis Utilities Help l l bar 133 kHz gt Timebase d ma Trigger mmm 2 00 msidivi Stop 118A 5 00 MS 250MS sjEdge Positive A Timebase 0 00 ps Trigger wess 2 00 Aidiv 100 Vidiv 2 00 Adiv 2 00 Gidd Stop 118A 0 mA offset 0 00 V offset 6 000 A ofst 100kS S50GSisfEdge Positive L 17 67 V 96 92 V 79 25 V 2 00 Afdiv 6 000 A ofst 6 mA X1 9 949112ms Me 19 949108 ms L 249 mA l 11 mA X1 12642us Me 74706ys Z E X2 9999996 ms 144X 50 12755 Hz T 318 mA T T 27 mA X2 62064ys 1 4X 133 858 kHz Ay m ay ay 69 mA Ay Ki 37 mA Z Trailing number s in the filename were truncated to allow auto numbering A Trailing number s in the filename were truncated to allow auto numbering Figure 61 Rated Load 2 ms div Figure 62 Rated Load 2 us div Figure 63 and Figure 64 show key waveforms of a single channel boost converter at 10 load condition CHI Ips oam 2 0 A div CH2 V Ds_QL802 100 V div CH3 V AK
44. ternal temperature around 25 C 2013 Fairchild Semiconductor Corporation 10 FEBFAN7631 L17U120A Rev 1 0 0 FAIRCHILD ww fairoMildsemi eom SEMICONDUCTOR 3 Photographs CPE a Ai CPE SAN L T a DANY v Quei gt e een cue OE che 4 CES S m GEMICONDUCTOR PFCIFL7930C S TZ orson 120W 50V 2 5A LLE PANT CETTE PF er A C D x EVE aoov 1 2A Biesen LED C k Tou W pu n Ps oFF A E H M P s o dul 20 13Rev 1 0 STRIESLLITNAIN AA QI Figure 5 Top View Dimensions 232mm L x 114 mm W x 27 mm H LI PIA x p SES H E Baek Ze Oe DX 7 LET Q IB matin D PATATE Ge fete r LE d e L d Nes kee 11 CTS 255 a Figure 6 Bottom View Dimensions 232mm L x 114 mm W x 27 mm H 2013 Fairchild Semiconductor Corporation 11 FEBFAN7631 L17U120A Rev 1 0 0 Y rp Cp CN DCN NN FAIRCHILD EE ww fairchilds mi eam SEMICONDUCTOR s 4 Printed Circuit Board PCB LAN DEBOT Tm meer PFC TL 79 LOL gt gt gt SS erc os 12044 KS 7 Sr LLCAFONTATI T SOEUR Le e va e y e Err or NOD 1 2A OIMFAN7T3402 U Nae 1 1 2B 32 Er 3 D ETGNELIITHRIR mms LEQ Ch 4 152 de dac l T TE ep a ma du x cess sees Figure 7 Top Pattern ER OURS scena Em E e LAS Wei mie e otang 20682A B rogaa BG COBKR t
45. ting Current 0 4 mA in Burst Mode Internal Startup Circuit Internal Avalanche Rugged 700 V SenseFET Built in Soft Start 15 ms Auto Restart Mode 1 1 2 Internal Block Diagram lcu Vourst L 0 35V 0 50V V Soft Burst Vcc Good Oo 7 5V 12V Random Z y 90HA IpELAY Ire PWM b Gate gt gt Re ton lt tosp 1 Ous FSL1117MRIN Figure 1 Block Diagram of FSL117MRIN 2013 Fairchild Semiconductor Corporation 4 FEBFAN7631 L17U120A Rev 1 0 0 pe Cp CN DCN NN FAIRCHILD EE EEN SEMICONDUCTOR ww fairchildsemi com 1 2 General Description of FL7930C The FL7930C is an active Power Factor Correction PFC controller for low to high power lumens applications that operate in Critical Conduction Mode CRM It uses a voltage mode PWM that compares an internal ramp signal with the error amplifier output to generate a MOSFET turn off signal Because the voltage mode CRM PFC controller does not need rectified AC line voltage information it saves the power loss of an input voltage sensing network FL7930B provides over voltage open feedback over current input voltage absent detection and under voltage lockout protections The FL7930B can be disabled if the INV pin voltage is lower than 0 45 V and the operating current decreases to a very low level Using a new variable on time control method Total Harmonic Discharge THD is lower than conventional CRM boost PFC ICs The FL7930C provides a PFC Ready pin that ca
46. tion Polyester Tape t 2 0 025 mm 3 Layer Table3 Electrical Characteristics Pin Specifications Remark Inductance Lp 5 7 900 uH 10 60 kHz 1 V Leakage LI 5 7 55 uH 60 kHz 1 V at Short All Output Pins 2013 Fairchild Semiconductor Corporation 22 FEBFAN7631_L17U120A Rev 1 0 0 SS mei FAIRCHILD ww fairchildsemi com SEMICONDUCTOR 7 2 PFC Inductor LP801 Core PFC3819QM TDK Bobbin PQM3819 8 Pin PFC3819QM Ns 7 gt 6 Np 1 gt 3 Figure 15 Transformer Pin Assignment and Configuration Table 4 Winding Specifications No Winding Pin S F Wire Turns Winding Method 1 Np 14583 0 1 65 Litz 40 Ts Solenoid Winding 2 Insulation Polyester Tape t 0 025 mm 3 Layer 3 Ns 7 gt 6 0 459 4 Ts Solenoid Winding 4 Insulation Polyester Tape t 0 025 mm 3 Layer Table 5 Electrical Characteristics Pin Specifications Remark Inductance 1 3 300 WH 10 60 kHz 1 V 23 FEBFAN7631_L17U120A Rev 1 0 0 2013 Fairchild Semiconductor Corporation E FAIRCHILD ww fairoMildsemi eem SEMICONDUCTOR 7 3 LLC Transformer TM801 Core SRX43EM TDK Bobbin EEX4333P12 1 12 Pin SRX43EM 7 2 Ns Ne 10 9 4 Ns2 12 Np 42 N 2 12 gt 39 Nsi 107 Figure 16 Transformer Pin Assignment and Configuration Tabl
47. were truncated to allow auto numbering Figure 29 Viu 85 Vac 60 Hz Figure 30 Viu 300Vac 50 Hz Figure 31and Figure 32 show the startup and stop performance for the boost converter according to PS ON switch operation at rated output load The PFC output voltage is raised rapidly when the PS ON switch is turned on and Vpp prc drops below UVLO and PFC output starts discharging PFC output capacitors when PS ON switch was turned off in standby status CH1 Vpp ppc 10 V div CH2 Vps on 2 V div CH3 Nout pre ba i n 10 0 Vidiv 2 i 2 00 Vidiv 340 V 10 0 Vidiv 0 00 V offset n Le us da is 1000000s AX 1 999998s 14 56 V 40 4 V 3 4524 V X1 301 405ms AX 1 708930s X2 999 998ms 1 AX 500 0005 mHz M ke U 22 X2 14075255 1 4X 585 161 MHZ 7 26 2013 2 03 03 PM 7 26 2013 2 04 21 PM Figure 31 PS ON 200 ms div Figure 32 PS OFF 500 ms div 2013 Fairchild Semiconductor Corporation 3 FEBFAN7631_L17U120A Rev 1 0 0 ww fairchildsemi eom l FAIRCHILD E SEMICONDUCTOR 8 7 Startup Performance in LLC Stage Figure 33 and Figure 34 show the startup performance including flyback boost and LLC converter The LLC output voltage is raised after about 455 ms and 337 ms respectively for input voltage 85 Vac and 300 Vac condition when the AC input power switch turns ON CHI V pp FLYBACK 10 V div CH2 VIN 200 V div CH3 VOUT LLC 20 V div CH4 Lure 2 A div Time Scale 200 ms div ab ase Sms q

Download Pdf Manuals

image

Related Search

Related Contents

Manual de Intrucciones_ Mini radiador_ Mod.DF  Apple 9500/200 Personal Computer User Manual  Tucano Velo  Severin HC 6815  ポップカードケーススタンド 取扱説明書  Technical/Application Note - OptoLyzer G2  ポータブルトイレ FX-CP〈ちびくまくん〉 FX  ORION -MINI MANUAL__PT  USER MANUAL - Vandenborre  es fr de gb it cuocipasta pasta cooker nudelkocher cuiseur à pâtes  

Copyright © All rights reserved.
Failed to retrieve file