Dataram 4GB DDR3 DIMM
Contents
1. 3 DQ DQS DQS and ODT are disabled Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 5 Gorze DTMe4371A eebe 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM lbo Specifications and Conditions Ta 0 to 70 C Voltage referenced to Vss 0 V PARAMETER Symbol Test Condition Max Value Loen 1 35V 1 5V Operating One f Bank Active Ipp0 Operating current One bank ACTIVATE to PRECHARGE 1070 1210 mA Precharge Current Operating One Operating current One bank ACTIVATE to READ to Bank Active Read Ipp1 PRECHARGE 1162 1300 mA Precharge Current Precharge Power L b Precharge power down current Slow exit 720 796 mA Down Current Precharge Power L b Precharge power down current Fast exit 774 850 mA Down Current Precharge Quiet Precharge quiet standby current Standby Current oc GE mA Precharge Standby Ipp2N Precharge standby current 870 1010 mA Current Active Power Down Ipp3P Active power down current 1080 1192 mA Current Active Standby Active standby current Curr nt Ibo3N 1050 1270 mA Operating Burst x Burst write operating current Write Current lbo4W 1440 1580 mA Operating Burst Burst read operating current Read Current Ipp4R 1385 1525 mA Burst Refresh Ipp5 Refresh current 1770 1855 mA Current Self Refresh L Self refresh temperature current MAX Tc 85 C 210 246 mA Current Operating B2. Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 9 DPDATARAM DTM64371A eebe 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM 29 Minimum Four Activate Window Delay Time tFAWmin Least 30 0ns OxFO Significant Byte SDRAM Optional Features Bit 0 RZQ 6 X 30 Bit 1 RZQ 7 X 0x83 Bit 6 Bit 2 Reserved Bit 7 DLL Off Mode Support SDRAM Drivers Supported Extended Temperature Range X Extended Temperature Refresh Rate Auto Self Refresh ASR 31 On die Thermal Sensor ODTS Readout 0x01 Reserved Reserved Reserved Partial Array Self Refresh PASR Module Thermal Sensor 32 Bit 6 Bit 0 Thermal Sensor Accuracy 0 0x80 Bit 7 Thermal Sensor With TS SDRAM Device Type Bit 6 Bit 0 Non Standard Device Description 0 33 Bit 7 SDRAM Device Type Std Mono 0x00 34 59 Reserved UNUSED 0x00 Module Nominal Height 60 Bit 4 Bit 0 Module Nominal Height max inmm 29 lt h lt 30 0x0F Bit 7 Bits Reserved 0 Module Maximum Thickness 61 Bit 3 Bit 0 Front in mm baseline thickness 1mm 1 lt th lt 2 0x11 Bit 7 Bit 4 Back in mm baseline thickness 1 mm 1 lt th lt 2 Reference Raw Card Used 62 Bit 4 Bit 0 Reference Raw Card R C B 0x21 Bit 6 Bit 5 Reference Raw Card Revision Rev 1 Bit 7 Reserved 0 Registered DIMM Module At
3. I 017 0 DpasR20 DQSR6 O DQSR2 DQSR6 DMR2 DMR6 TDQSR11 TDQSR15 DQR 23 16 DQR 55 48 O DQSR3 DQSR7 O DQSR3 DQSR7 O DMR3 DMR7O TDQSR12 ITDQSR16 O DQR 31 24 DQR 63 56 DQSR8 IDQSR8 O DMR8 TDQSR17 CBR 7 0 TO SDRAMS VDD Von All All 39 OHMS 100 nF All 39 OHMS 100 nF 22 OHMS r All 15 OHMS See Ee IS LCLK 1 0 RCLK 1 0 DOIS3 0 O WA O g Q 63 0 63 0 IS1 WJ IRS1 ILCLKI1 0 IRCLKI1 0 CB 7 0 O VVy CBR 7 0 BA 2 0 Vvv BA 2 0 R A 15 0 V H AAR DQS 8 0 O VW O DQSRI8 0 IRAs WW aen IDQS 8 0 O VVy O O DQSR 8 0 dereen Meet ME WA I WER DM 8 0 O VW O_ DMRJB 0 CKEO VWW a CKEOR vo ja CKE1 WA X CKEIR DECOUPLING i ITDQS 17 9 O VW O TDQSR 17 9 ODT AN 9 SCENE VDDSPD te Serial PD ODT w Ka oprup VDD All Devices PAR IN WA ERR OUT VREF_DQ t T All SDRAMs GLOBAL SDRAM CONNECTS Cep L R CLK 1 0 y Vss All Devices 120 3 All 39 OHMS OHMS REF_CA All SDRAMs BA 2 0 R ICKO L R CLK 1 0 VTT m AI SDRAMs IRASR SDRAMS CK1 ICASR INER VTT 120 OFM KZ EVENT All 240 OHMS TEMPERATURE MONITOR Se All 39 OHMS D SCL Berg SDA 8 NM ODT 1 0 R owed SAO SA1 SA2 RS 1 0 VTT Vss Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 3 Openg iss ed Fettes DYPDATARA Absolute Maximum Ratings Note Operation at or above Absolute Maximum Ratings can adversely affect module reliability ma
4. 0 SDRAM Density and Banks 4 Bit 3 Bit 0 Total SDRAM capacity in megabits 2Gb 0x03 Bit 6 Bit 4 Bank Address Bits 8 banks Bit 7 Reserved 0 SDRAM Addressing 5 Bit 2 Bit 0 Column Address Bits 10 0x19 Bit 5 Bit 3 Row Address Bits 15 Bit 7 6 Reserved 0 Module Nominal Voltage VDD Bit 0 NOT 1 5 V operable Bit 1 1 35 V operable X Bit 2 1 2X V operable 6 Bit 3 Reserved 0x02 Bit 4 Reserved Bit 5 Reserved Bit 6 Reserved Bit 7 Reserved Module Organization 7 Bit 2 Bit 0 SDRAM Device Width 8 Bits 0x09 Bit 5 Bit 3 Number of Ranks 2 Rank Bit 7 6 Reserved 0 Module Memory Bus Width 8 Bit 2 Bit 0 Primary bus width in bits 64 Bits 0x0B Bit 4 Bit 3 Bus width extension in bits 8 Bits Bit 7 Bit 5 Reserved 0 Fine Timebase FTB Dividend Divisor 9 Bit 3 Bit 0 Fine Timebase FTB Divisor 1 0x11 Bit 7 Bit 4 Fine Timebase FTB Dividend 1 1 MTB 10 Medium Timebase MTB Dividend 0 125ns 201 Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 8 D3Zparagan DTM64371A eebe 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM 8 MTB 11 Medium Timebase MTB Divisor 0 125ns Wall 12 SDRAM Minimum Cycle Time tCKmin 1 5n
5. 29_ 180A3 210DQ45_ 240 Vrr NC No Connection Not used Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 1 Peery DTIM64371A Rea 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM Front view le 133 35 5 250 9 50 0 374 30 00 1 184 E 17 30 0 681 O IDDIE LANM O y 5 00 4 0 197 2 50 5 175 47 00 0 098 pa gt 71 00 0 204 1 850 2 795 123 00 k 4 843 Back view Side view 4 00Max 0 157 Max WI 4 00 Min 0 157 Min O NNNNNNNNNNNNMNNNNNNNNNMNNNNNINNNNNNNNNNNMNNNN NNNMNNN O 1 27 10 IA 0 0500 0 0040 Notes Tolerances on all dimensions except where otherwise indicated are 13 005 All dimensions are expressed millimeters inches Deet aa EE S 5 a a E ge aes Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 2 Peery DTIM64371A 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM i FY PDAS ed Pete IRS1 O IS DQSRO DQSR4 DQSRO DQSR4 DMRO DMR4 ITDQSR9 ITDQSR13 Ra Oo oO o Ra Oo 0 2 26 468 26 26866 26 268 6S ke a a oo a a aG Eo ES E E S DQRI7 0 VO 7 0 RANK 0 VO 7 0 RANK 1 DQR 39 32 O 0 7 0 RANK 0 VO 7 0 RANK 1 DQSR1 DQSR5 DQSR1 DQSR5 DMR DMR5 ITDQSR10 ITDQSR14 DQR 15 8 DQR 47 40 O
6. D2DATARAM DTM64371A Dey ee 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM Identification DTM64371A 512Mx72 4GB 2Rx8 PC3L 10600R 9 11 B1 Performance range Clock Module Speed CL trep trp 667 MHz PC3 10600 9 9 9 533 MHz PC3 8500 8 8 8 533 MHz PC3 8500 7 7 7 400 MHz PC3 6400 6 6 6 Features Description 240 pin JEDEC compliant DIMM 133 35 mm wide by 30 mm high DTM64371A is a registered 512Mx72 memory 7 _ Z module which conforms to JEDEC s DDR3 Operating Voltage VDD VDDQ 1 35V 1 283V to 1 45V PC3L 10600 standard The assembly is Dual Backward compatible to VDD VDDQ 1 5V 0 075V Rank Each Rank is comprised of nine 256Mx8 On board DC temperature sensor with integrated serial presence detect DDR3 Samsung SDRAMs One 2K bit EEPROM SPD EEPROM is used for Serial Presence Detect and a combination register PLL with Address and Command Parity is also used Data Bursts 8 and burst chop 4 mode Both output driver strength and input termination ZQ Calibration for Output Driver and On Die Termination ODT impedance are programmable to maintain signal integrity on the I O signals in a Fly by topology A thermal sensor accurately monitors the DIMM Programmable CAS Latency 6 7 8 and 9 module and can prevent exceeding the maximum operating temperature of 95C Data Transfer Rate 10 6 Gigabytes sec Programmable ODT Dynamic ODT during Writes Bi Dire
7. DTM64371A 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM PARAMETER Symbol Minimum Maximum Unit Temperature non Operating TsTORAGE 55 100 C Ambient Temperature Operating Ta 70 C DRAM Case Temperature Operating Tease 95 C Voltage on Vpp relative to Vss Vop 0 4 1 975 V Voltage on Any Pin relative to Vss Vin Vout 0 4 1 975 V Notes DRAM Operating Case Temperature above 85C requires 2X refresh Recommended DC Operating Conditions T4 0 to 70 C Voltage referenced to Vss 0 V PARAMETER Symbol Operation Minimum Typical Maximum Unit Note Voltage Power Supply Voltage Voo 1 35V 1 283 1 35 1 4500 v 1 5V 1 425 1 5 1 575 UO Reference Voltage 1 35V VREFDQ 0 49 Von 0 50 Vpp 0 51 Mon V 1 1 5V UO Reference Voltage 1 35V VREFCA E 0 49 Von 0 50 Mo 0 51 Mon V 1 Notes 1 The value of Vrer is expected to equal one half Vpp and to track variations in the Voo DC level Peak to peak noise on Vrer may not exceed 1 of its DC value DC Input Logic Levels Single Ended T4 0 to 70 C Voltage referenced to Vss 0 V PARAMETER Symbol Operation Minimum Maximum Unit Voltage Logical High Logic 1 Vue 1 35V Vrer 0 09 Von V 1 5V Vrer 0 1 Von Logical Low Logic 0 Vuupe 1 35V Vss Vrer 0 09 V 1 5V Vss Vrer 0 1 AC Input Logic Levels Single Ended T 0 to 70 C Voltage referenced to V 0 V PARAMETER Symbol Operation Minimum Ma
8. Termination Inputs 15 DQS1 45CB2 75 Voo 105 DQ50 135 TDQS10 165 CB7 195ODTO 225DQ55 SA 2 0 SPD Address 16DQS1 46CB3 76 S1 106 DQ51 136 Vss 166 Vss 196 A13 226 Vss SCL SPD Clock Input 17 Vss 47 Vss 77ODT1 107Vsgs f137DQ14 167NC TEST 197 Von 227DQ60 SDA SPD Data Input Output 18DQ10 48 Vrr 78 Voo 108 DQ56 f138 DQ15 168 RESET 198 S3 NC 228 DQ61 EVENT Temperature Sensing 19DQ11 M er 79 S2 NC 109 DQ57 139 Vss 169 CKE1 199 Vss 229 Vss RESET Reset for register and DRAMs 20 Vss 50 CKEO 80 Vss 110Vss f140DQ20 170 Vbo 200 DQ36 230 DM7 PAR IN Parity bit for Addr Ctrl 21DQ16 51 Voo 81DQ32 111 DQS7f141 DQ21 WA 201 DQ37 231 TDQS16 ERR_OUT Error bit for Parity Error 22DQ17 52 BA2 82DQ33 112 DQS7 142 Vss 172 A14 202 Vss 232 Vss A12 BC Combination input Addr12 Burst Chop 23 Vss 53 Err Our 83 Vss 113Vss 143 DM2 173 Voo 203DM4 233DQ62 A10 AP Combination input Addr10 Auto precharge 24 DQS2 54 Vpp 84 DQS4 114 DQ58 144 TDQS11 174 A12 BC 204 TDQS13 234 DQ63 Vss Ground 25DQS2 55 A11 85DQS4 115 DQ59 145 Vss 175 A9 205 Vss 235 Vss Von Power 26 Vss 56 A7 86 Vss 116Vss f146DQ22 176 Vbo 206 DQ38 236 Vopspp Nopern SPD EEPROM Power 27DQ18 57 Voo 87DQ34 117sa0 147DQ23_ 177A8 207 DQ39 237 SA1 VREFDa Reference Voltage for DQ s 28DQ19 58 A5 88Da35 uge 148 Vss 178 A6 208 Vss 238 SDA VREFCA Reference Voltage for CA 29 Vss 59 Ad 89 Vss 119SA2 f149DQ28 179 Vbo 209 DQ44 239 Vss Vor Termination Voltage 30DQ24 60 Vop 90DQ40 120V 150DQ
9. ank ntericave Read Ipp7 All bank interleaved read current 1880 2065 mA Current One module rank in this operation the rest in IDD2N Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 6 D3Zparagan DTM64371A eebe 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM AC Operating Conditions PARAMETER Symbol Min Max Unit Internal read command to first data taa 13 125 20 ns CAS to CAS Command Delay tceco 4 tck Clock High Level Width tcH avg 0 47 0 53 tck Clock Cycle Time tck 1 5 1 875 ns Clock Low Level Width tcL avg 0 47 0 53 tck Data Input Hold Time after DQS Strobe toH 65 ps DQ Input Pulse Width toipw 400 ps DQS Output Access Time from Clock tpascK 255 255 ps Write DQS High Level Width Iooen 0 45 0 55 tck avg Write DQS Low Level Width toast 0 45 0 55 tck avg DQS Out Edge to Data Out Edge Skew toasa 125 ps Data Input Setup Time Before DQS Strobe tos 30 ps DQS Falling Edge from Clock Hold Time tosH 0 2 tck avg DQS Falling Edge to Clock Setup Time toss 0 2 tck avg Clock Half Period tHP minimum of tcy or teL ns Address and Command Hold Time after Clock Du 140 ps Address and Command Setup Time before Clock tis 65 ps Load Mode Command Cycle Time turD 4 tck DQ to DQS Hold Lou 0 38 tcx avg Active to Precharge Time tras 36 O tREFI ns Active to A
10. ctional Differential Data Strobe signals SDRAM Addressing Row Col Bank 15 10 3 Fully ROHS Compliant Pin Configuration Pin Description Front Side Back Side Name Function 1 Vreroa 31 DQ25 61 A2 91 DQ41 121 Vss 151 Vss 181 A1 211 Vss CBI7 0 Data Check Bits 2 Vss 32 Vss 62 Von 92 Vss 122DQ4 152 DM3 182 Voo 212 DM5 DQ 63 0 Data Bits 3 DQO 33 DQS3 63 CK1 93 DQS5 123 DAS 153 TDQS12 183 Mon 213 TDQS14 DQS 8 0 DQS 8 0 Differential Data Strobes 4 DQ1 34 DOS 64 CK1 94 DQS5 124 Vss 154 Vss 184 CKO 214 Vss DMISO Data Mask 5 Vss 35 Vss 65 Von 95 Vss h nn 155DQ30 185 CKO 215DQ46 TDQS 17 9 Termination Data Strobe 6 Dosen 36 DQ26 66 Vbo 96 DQ42 126 TDQS9 156 DQ31 186 Voo 216 DQ47 CK 1 0 CK 1 0 Differential Clock Inputs 7 Dosen 37 DQ27 67 Vrerca 97 DQ43 127 Vss 157 Vss 187 Event 217 Vss CKE 1 0 Clock Enables 8 Vss 38 Vss 68 Parin 98 Vss 128DQ6 158 CB4 188 A0 218 DQ52 CAS Column Address Strobe 9 DQ2 39 CBO 69 VDD 99 DQ48 129 DQ7 159 CB5 189 Voo 219DQ53 RAS Row Address Strobe 10 DQ3 40 CB1 70A10 AP 100 DQ49 130 Vss 160 Vss 190 BA1 220 Vss S 3 0 Chip Selects 11 Vss 41 Vss 71BA0 101Vss 131DQ12 161DM8 191 Voo 221 DM6 WE Write Enable 12DQ8 42 DQS8 72 Voo 102 DQS6f132DQ13 162 TDQS17 192 RAS 222 TDQS15 A 15 0 Address Inputs 13 DQ9 43 DQS8 73 WE 103 DQS6 133 Vss 163 Vss 193 SO 223 Vss BA 2 0 Bank Addresses 14 Vss 44 Vss 74 CAS 104Vss 134DM1 164 CB6 194 Mon 224DQ54 ODT 1 0 On Die
11. ctive Auto Refresh Time tre 49 125 ns RAS to CAS Delay trop 13 125 ns Average Periodic Refresh Interval 0 C lt Tcase lt 85 C REFI 7 8 us Average Periodic Refresh Interval 0 C lt Tcase lt 95 C REFI 3 9 us Auto Refresh Row Cycle Time trFc 160 ns Row Precharge Time trp 13 125 ns Read DQS Preamble Time RPRE 0 9 Note 1 tck avg Read DQS Postamble Time terest 0 3 Note 2 tck avg Row Active to Row Active Delay trRD Max 4nCK 6ns ns Internal Read to Precharge Command Delay for Max 4nCK 7 5ns ns Write DQS Preamble Setup Time twPRE 0 9 tck avg Write DQS Postamble Time twest 0 3 tck avg Write Recovery Time twr 15 ns Internal Write to Read Command Delay twtr Max 4nCK 7 5ns ns Notes 1 The maximum preamble is bound by tLZDQS min 2 The maximum postamble is bound by tHZDQS max Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 7 Gorze DTM64371A eebe 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM SERIAL PRESENCE DETECT MATRIX Byte Function Value Hex Number of Bytes Used Number of Bytes in SPD Device CRC Coverage 0 Bit 3 Bit 0 SPD Bytes Used 176 0x92 Bit 6 Bit 4 SPD Bytes Total 256 Bit 7 CRC Coverage Bytes 0 116 1__ SPD Revision Rev 1 1 0x11 DDR3 2 Key Byte DRAM Device Type SORAM IP Key Byte Module Type 3 Bit 3 Bit 0 Module Type RDIMM 0x01 Bit 7 Bit 4 Reserved
12. e Y1 Y1 and Y3 Y3 Clock Outputs Light Bit 7 Bit 6 RC5 DBA0 1 value YO YO and Y2 Y2 Clock Outputs Light 72 SSTE32882 RC7 MS Nibble RC6 LS Nibble UNUSED 0x00 73 SSTE32882 RC9 MS Nibble RC8 LS Nibble UNUSED 0x00 74 SSTE32882 RC11 MS Nibble RC10 LS Nibble UNUSED 0x00 75 SSTE32882 RC13 MS Nibble RC12 LS Nibble UNUSED 0x00 76 SSTE32882 RC15 MS Nibble RC14 LS Nibble UNUSED 0x00 a Module Specific Section UNUSED 0x00 117 Module Manufacturer ID Code Least Significant Byte 0x80 118 Module Manufacturer ID Code Most Significant Byte OxCE 119 Module Manufacturing Location 0x01 ae Module Manufacturing Date 0x00 Ke Module Serial Number 0x00 126 Cyclical Redundancy Code CRC CRC OxCE 127 Cyclical Redundancy Code CRC CRC 0x84 128 Module Part Number M 0x4D 129 Module Part Number 3 0x33 130 Module Part Number 9 0x39 131 Module Part Number 3 0x33 132 Module Part Number B 0x42 133 Module Part Number 5 0x35 134 Module Part Number 2 0x32 135 Module Part Number 7 0x37 i EE eee Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 11 Gorze DTM64371A eebe 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM 136 Module Part Number 3 0x33 137 Module Part Number D 0x44 138 Module Part Number H 0x48 139 Module Part Number 0 0x30 140 Module Part Number 0x2D 141 Module Part Number Y 0x59 142 Module Part N
13. s Ox0C 13 Reserved UNUSED 0x00 CAS Latencies Supported Least Significant Byte Bit 0 CL 4 Bit 1 CL 5 Bit 2 CL 6 X 14 Bit 3 CL 7 X 0x3C Bit 4 CL 8 X Bit 5 CL 9 X Bit 6 CL 10 Bit 7 CL 11 CAS Latencies Supported Most Significant Byte Bit 0 CL 12 Bit 1 CL 13 Bit 2 CL 14 15 Bit 3 CL 15 0x00 Bit 4 CL 16 Bit 5 CL 17 Bit 6 CL 18 Bit 7 Reserved 16 Minimum CAS Latency Time tAAmin 13 125ns Ox69 17 Minimum Write Recovery Time tWRmin 15 0ns 0x78 18 Minimum RAS to CAS Delay Time tRCDmin 13 125ns Ox69 19 Minimum Row Active to Row Active Delay Time tRRDmin 6 0ns 0x30 20 Minimum Row Precharge Delay Time tRPmin 13 125ns 0x69 Upper Nibbles for tRAS and tRC 21 Bit 3 Bit 0 tRAS Most Significant Nibble 1 0x11 Bit 7 Bit 4 tRC Most Significant Nibble 1 22 Minimum Active to Precharge Delay Time tRASmin Least 36 0ns 0x20 Significant Byte 23 Minimum Active to Active Refresh Delay Time tRCmin Least 49 125ns_ 0x89 Significant Byte Minimum Refresh Recovery Delay Time tRFCmin Least Significant 160 0ns 24 Byte 0x00 25 ial Refresh Recovery Delay Time tRFCmin Most Significant 160 0ns 0x05 26 Minimum Internal Write to Read Command Delay Time tWTRmin 7 5ns 0x3C 27 Minimum Internal Read to Precharge Command Delay Time 7 5ns 0x3C tRTPmin Upper Nibble for tFAW 28 Bit 3 Bit 0 FAW Most Significant Nibble 0 0x00 Bit 7 Bit 4 Reserved 0 Ech
14. tributes 63 Bit 1 Bit 0 of Registers used on RDIMM 1 Register 0x05 Bit 3 Bit 2 of Rows of DRAMs on RDIMM 1 Row Bit 7 Bit 4 Reserved 0 RDIMM Thermal Heat Spreader Solution 64 Bit 6 Bit 0 Heat Spreader Thermal Characteristics 0 0x00 Bit 7 Heat Spreader Solution No HS 65 Register Manufacturer ID Code Least Significant Byte Optional 0x80 66 Register Manufacturer ID Code Most Significant Byte Optional OxB3 EE ae Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 10 D2DATARAM DTM64371A eebe 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM 67 Register Revision Number Optional 0x63 Register Type 68 Bit 2 0 Support Device SSTE32882 0x00 Bit 7 3 Reserved 0 69 SSTE32882 RC1 MS Nibble RCO LS Nibble UNUSED 0x00 SSTE32882 RC3 MS Nibble RC2 LS Nibble Drive Strength Command Address 70 Bit 1 Bit 0 RC2 DA3 4 Value RESERVED 0x50 Bit 3 Bit 2 RC2 DBA0 1 Value RESERVED Bit 5 Bit 4 RC3 DA4 3 value Command Address A Outputs Moderate Bit 7 Bit 6 RC3 DBAO 1 value Command Address B Outputs Moderate SSTE32882 RC5 MS Nibble RC4 LS Nibble Drive Strength Control and Clock 71 Bit 1 Bit 0 RC4 DA3 4 Control Signals A Outputs Light 0x00 Bit 3 Bit 2 RC4 DBA0 1 Control Signals B Outputs Light Bit 5 Bit 4 RC5 DA4 3 valu
15. umber H 0x48 143 Module Part Number 9 0x39 144 Module Part Number 0x20 145 y Module Revision Code UNUSED 0x00 148 DRAM Manufacturer ID Code Least Significant Byte 0x80 149 DRAM Manufacturer ID Code Most Significant Byte OxCE Kee Manufacturer s Specific Data UNUSED 0x00 Kies Open for customer use UNUSED 0x00 Note Serial Presence Detect shown for reference only Bytes 119 125 146 147 150 255 value may vary tt Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 12 D2DATARAM DTM64371A dl cool dati Nena hi ay 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM E DATARAM CORPORATION USA Corporate Headquarters P O Box 7528 Princeton NJ 08543 7528 Voice 609 799 0071 Fax 609 799 6734 www dataram com All rights reserved The information contained in this document has been carefully checked and is believed to be reliable However Dataram assumes no responsibility for inaccuracies The information contained in this document does not convey any license under the copyrights patent rights or trademarks claimed and owned by Dataram No part of this publication may be copied or reproduced in any form or by any means or transferred to any third party without prior written consent of Dataram Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 13
16. ximum Unit Voltage Logical High Logic 1 Vin ac 1 35V Vrer 0 160 V 1 5V Vrer 0 175 Logical Low Logic 0 Viac 1 35V Vrer 0 160 V 1 5V Vrer 0 175 n ee Document 06521 Revision A 01 AUG 11 Dataram Corporation 2011 Page 4 Cep Vale rd Petipa D Zparagan DTM64371A Differential Input Logic Levels T 0 to 70 C Voltage referenced to Vss 0 V 4GB 240 Pin 2Rx8 Registered ECC LV DDR3 DIMM PARAMETER Symbol Minimum Maximum Unit Differential Input Logic High VIH DIFF 0 200 DC Vpp AC Vpp 0 4 V Differential Input Logic Low Vu mer DC Vss AC Vss 0 4 0 200 V Differential Input Cross Point Voltage relative to VDD 2 Vix ous eee y Capacitance T 25 C f 100 MHz PARAMETER Pin Symbol Minimum Maximum Unit Input Capacitance Clock CKO CKO Cok 1 5 2 5 pF Input Capacitance Address BA 2 0 A 15 0 RAS CAS WE Ci 1 5 2 5 pF Input Capacitance Control S 1 0 CKE 1 0 ODT 1 0 C 1 5 2 5 DQ 63 0 CB 7 0 DQS 8 0 DQS 8 0 Input Output Capacitance DM 8 0 TDQS 17 9 Cio 2 8 5 pF DC Characteristics T 0 to 70 C Voltage referenced to Vss 0 V PARAMETER Symbol Minimum Maximum Unit Note Input Leakage Current lit 18 18 yA 1 2 Any input 0 V lt VIN lt VDD Output Leakage Current lot 10 10 yA 2 3 OV lt VOUT lt VDDQ Notes 1 All other pins not under test 0 V 2 Values are shown per pin
Download Pdf Manuals
Related Search