TK-850/JG2+NET Hardware User`s Manual
Contents
1. 913800 222. MOQSZLOLONTPZNS lt lt T Toor y 2 1 in 5 909092ONT194NS 2 9 ven 79 76 14 ak x MdVLOONTPINS L anro anro anwes lt 5 M VU y ono 2 ean H ano em aa A QNS 4d331s 1sngo8 Pa X gp 09 Ce X _ aan 5 isal ve anro anro anro anro 9 T susaasnada MdVLOONTPZNS 4 z _ saa sulatsngda 5 5 96 esn aanasn qr 5933 id x 13539 diis m xc 919 _ or p 910000990150 E VANIS rx MdVZ0OATPZNS 4 LIBRE gr sasLesnaov px T K T 5888 25 m gd 110189 aansasnaov Nadaxrosngsov 5 E ES daasn H ian 4 wagsn 5 pax 2 E Sr 2 9 Su vH snaa LSF VOR Sos od ima 8 susassnaov tasn 6L MdVLOONTPZNS 4 48399uuo Borgo 8 3 9 gsn
3. Item Details Parts number PD70F3718GC 8EA A Operation with main clock 20MHz Clock 5MHz Sub 32 768KHz CPU Internal flash memory 512KB Internal RAM 40KB Operation voltage 3 3V I O voltage 3 3V USB MINI B receptacle Ethernet RJ 45 10 100M RS 232C Dsub 9pin plug SD Card connecter Interface N Wire connecter Only SICA pad Expansion connecter 30pin Only pad Temperature sensor adapter input connecter Power supply 9 0V 2 Switches and LED 2 1 SWI Biti 5 of SW lis dip switch for operation mode setting Bit6 8 are connected to P79 P711 for multipurpose input 2 1 1 Please change to the following settings when you use ID850 TK of this product attachment SW1 Bit 1 ON Bit 2 ON Bit 3 ON Bit 4 OFF x When ID850 TK is used these terminals cannot be used because it communicates with the host machine by using and the terminal P30 and P31 2 1 2 Please change to the following settings and reset it once when you execute the program written in the flash memory with built in CPU without using ID850 TK Swi Bit 1 OFF Bit 2 OFF Bit 3 OFF Bit 4 OFF 2 1 3 Please change to the following settings when writing it in the flash memory with built in CPU by using PG FPL The hardware of PG FPL is built into 850 Swi Bit 1 ON Bit 2 OFF Bit 3 ON Bit 4 ON 2 1 4 Please change to the f
4. amp amp amp amp amp 1 1 1 3 INNON LON S gt gt 4404 44 210 22795 P Siu HOd RIRs Rc Rz s Rz s Rz fa ej9eigerl 62 798 RERE 9 1MS g FI 9805 Oud v X E 1nue ws 5 lt 2164 880SHO 5997 Si 016d 59 9 REM anes 2 1 84 3 a io res tatit v SN I 2 204 zan LOA 5 gt T in sue 405495 dW3l 19 jo 2 3994 9002 Indy EJE 01 vesiigs ev 4 A3N 29 r 0S84L en 520 MdVIOONIPINS 4 xOGPLOZONTPLNS L rd asa a lt ge I Hh Aa m ssn Jri an js ven Js ys 02 48 4 aan MS 13534 Edl 880 SHO 13634 9090929 IP4NS 2 39 06 Y veo aa 1MS gen 9 gt
5. tH lt 5008 di 0 SSA oaas ev i ano Se wH 9954 150 lt 20 1995 ET 50 QNO SET 9 bE 3005 er ais oin Q JL PA an9 GA 52 E mo F ano 120 Odds Ab 920 en TEOLOLDIPBLN 21 Y F F 19915 9002 id EJH veas ev jueumoog eas 13N zOr 0S8 4L T T T T an Ino I Ino Ino I Ino Ino Ino Ino I Ino nro Mano Mano Mino Maro nro P anoo anor anoo anor 859 150 950 580 0 8650 50 190 050 670 9 0 Svo wo Evo hi 1 13900 n 552 29992999 90 5 5 585 2 B 890 55555555 55 9 GE ON d bo 00000606 99 Rm
6. 850 462 Hardware User s Manual TESSERA TECHNOLOGY INC June 2008 274 edition Attention The content of this material is a previous notice and might change The reprint reproduction of this material is prohibited without our approval by the document Our company doesn t carry the for the mistake of this material at all Our company doesn t carry the for the violation of the patent the copyright of the third party generated in relation to the use of our product published in this material and other intellectual property rights etc at all Our company doesn t permit our or third party s patents copyrights and other intellectual property rights based on this material Information that relates to the circuit software and these described to this material explains the operation example and the application example of the semiconductor product Please go to design customer s equipment in customer s responsibility when you information on the circuit software and these Our company doesn t carry the for damage caused in the customer or the third party who originates in these use at all Table of contents Tl JEKCSBOlJGZENET nce 4 Tel GREATURES E A E A AEA 4 1 9 ATTACHED GOODS LIST 4 1 3 HARDWARE 9 5 2 SWITCHES AND LED aes 6
7. VDD P10 ANOO P11 P11 ANO1 RESETO RESET Connected to NWIRE RESET circuit P02 P02 NMI P03 P03 INTPO ADTRG P06 P06 INTP3 Connected to CTS of RS232C as well P33 P33 TIPO1 TOPO1 P34 P34 TIP10 TOP10 P35 P35 TIP11 TOP11 Connected to RTS of RS232C as well P36 P36 12 P37 P37 13 P90 P90 A0 KR6 TXDA1 SDA02 Connected to TXD of RS232C as well 14 P91 P91 A1 KR7 RXDA1 SCL02 Connected to RXD of RS232C as well 15 P910 P910 A10 SIB3 16 P911 P911 A11 SOB3 17 P912 P912 A12 SCKB3 18 P914 P914 A14 INTP5 TIP51 TOP51 19 P915 P915 A15 INTP6 TIP50 TOP50 20 21 1 PCM1 CLKOUT 22 PCM2 PCM2 HLDAK 23 POM3 PCM3 HLDRQ 24 P76 P76 ANI6 25 P75 P75 ANI5 26 P74 P74 ANI4 27 P73 P73 ANI3 28 P72 P72 ANI2 29 P71 P71 ANIT 30 GND VSS 11 5 USB Interface When you connect the host PC and USB1 connecter with USB cable two COM ports exist on the host PC As default it assigns Ach to smaller number COM port and Bch to larger number COM port Ach is used for debugging with ID850 TK and writing programs to the built in flash memory Bch is used for general serial interface for host PC USB Interface Connect To Controller A ch UARTAO B ch UARTA2 For detail about installing USB driver refer to USB driver s install 6 RS 232C Connector Terminal List By setting bitb of SW1 to OFF you can use RS 232C level serial communication from RS232C1 connector with using Also RTS output
8. 8 000 18 11 4 CIRCUIT DIAGRAM OF THE CPU BOARD eee nen 19 1 TK 850 JG2 NET V850ES JG2 is the NEC Electronics 32bit single chip microcomputer The features and hardware specification of an evaluation board TK 850 JG2 NET CPU board of V850ES JG2 are described 1 1 Features Features of the TK 850 JG2 NET CPU board are as follows NEC Electronics 32bit single chip microcontroller PD70F3718GC All of the ROM RAM and circumference circuit are efficiently built in one chip on a single board Enable to evaluate applications using mail and HTTP server with Ethernet access as it supports LAN controller SMSC LAN9115 Lightweight TCP IP stack that can run on built in memory from NEC Electronics Easy to use as removable storage and to install OS as it has SD card interface Enable to make serial communication 1ch with host PC via USB connection even the ID 850TK debugger is in use QG High speed with built in 20MHz clock Q Sub clock 32 768KHz as default The high speed RAM 40K byte and the flash memory 512 K byte are built into CPU chip 28 I O ports are equipped for expand use The board itself is quite and easy to handle CPU board size 89mm 69mm 1 2 Attached goods list TK 850 JG2 NET CPU board Development tool Manual CD ROM USB cable MINI B A AC Adapter DC5V 1 3 Hardware specification
9. 1 XN gt gt oN ho 3 Ord 5 d opi eg L da 660 dan QNO ex 5 55 M dum 2 iH g wx 1834 3unoy ONL T SEH 19870413 z 94 135 096 L T dns 4 INNON LON 4 2 7 veu Siasa 089 d 52 HE 6 5 089 Heb bb Od 8037 00ld5 Re 0334 001 2031 009 oon Thx 3 68 sas 0049 suo HEX 089 109 6 NS x E SE 9 AL 82H LE HEX ssa oa ya ey ah 6 x H 1 1933 049 01033 19 xi ano 9 ogg 29 0 52 on xs 1033 9 EJ 59 so 3553 69 so33 8 S03 89 10419 en 991 7100 0 ah _ E 8 2 48 olay ZE 312200 3014070 OSL OSE OSL a T 90 9 9 2 28 RoW 18 gu 81 5 2 3489 pee gt gt losa 15 T zr ra 94 Be 1089 99 6L lt X Be 5 55555555 88 S 805 5 1 G I c 4 musu ss 88888888 A R B gt gt gt 090000006 am B b 2 joo Iv T anavo XL
10. 18 t Diagram of the CPU Board 1rcul 11 4 C dy D p i ms 89 SION GLI Op SHed or 139 13 9 088 1 F E LON avo amo anco n 2 6 MS 99 Hernod iNOS z 3 01 gt INNON LON 5 49 z ots 2 z INNON LON T amp 50242 215 E EXdNZLLIWT 02 1X4 8 2 5 0 1 Zt he SX aga vL oan Hn 013539 x 65054 OL 6 8 504 lt m Baa 35265 2 sa 8 I3HIMN l ZFQLDIV3 EN esl lala l ls f lesfe ka lea feo ez lee e isis 2 530 lt 8 i
11. 21 RECTE 6 2 9 dede 9 DEB METH 9 2 4 9 9 26 89651809 eet ri iaa 10 MEET 10 NWIREECONNECTOR 2 2 ed 10 4 TERMINALGLIST iet cb cet eo Ere oo 11 b Ra a eae 12 6 RS 232C CONNECTOR TERMINAL 18 12 T5 CLAN CONTROLLHER 5 2 POE pee E 13 do ede 18 7 2 RESET OF LAN 2 18 7 3 ACCESS TO THE LAN 2 2 4 8 000000000 eresse 13 8 SD CARD INTERFACE eret invest 14 9 TEMPERATURE 02000002 00000 000 sess ess 15 10 OPERATION BY EXTERNAL POWER SUPPLY eene nennen nnne nne 15 11 TK 850 JG2TNET DATA sso sess cte tete teet tete o ere Eo 16 PVA SWITCH LAYOUT te ted cte in ack a tee e 16 11 2 Ree TN 17 11 3 DIMENSION OF THE CPU
12. b WOFDOA rsn aE siu esnaay bo 544 aan 3 ay zio 99 880 5 0 o Sro 9 9v TeOLOLDIP3LN oly on SNH aanasn 1 20 wg 9002 E varias ev sequinn es en ISTE US INOSVZEXVN 60 19197 9 MdVIOONTPINS 4 2 a ogas 0408 Nise 1nosu ssn 2100 v I 10OfH 510 aan on oy Nee 10088 aT uam ye ya Fax 1 6L1985 d6 AIS 9665 54 as 17116005895 ano E za 5 5 zeo G n nod 7 ranvawi LASPXOWLOL 194 193 8 y Vd gt lt 4 0 Xll ES 6 5 zi 8 2 lt zu 7 anro 5 sa sv HE gg NO039804
13. The temperature can be retrieved by setting P70 port to A D converter input When the temperature of device is 30 C the sensor outputs the voltage of about 1 474V The changes of voltage on temperature is 8 20 Temperature sensor 5 8120 Made by SID Power Supply of sensor 3 3V Operation by external power supply AC adapter can be connected to CN2 When you need to operate the board without connecting to USB you can use the power supplied from AC adapter connected to CN2 by setting 2 3Pin short for the jumper pin JP1 Also you can connect to regulated power supply with lead instead of AC adapter as CN2 is connected to J1 through hole Acceptable plug 2 1mm DC jack center plus Current capacity 500mA or more Supply voltage 5V J1 1pin plus J1 2pin minus 15 11 TK 850 JG2 NET Data 11 1 LED Switch layout LED1 LED4 SW2 SW3 LED7 LINK LED5 POWER MA IN JAPAN 2 20 RNI 1 SE 3 4 TK 850 JG NET 45 gt C37 s um E 13171 5 554558 053 ceo INI und ud BORRAR San 9 Gua R4 74 56 C56 1 JP1 RESET SW LED8 F DUP LED6 SPEED 16 11 2 Connecter layout RS232C1 NWIRE1 m UE 30 GND nd 47 TK 850 JG2 NET 7 17 11 3 Dimension of the CPU Board n 00 nn 56 00 62
14. and CTS input can be used Active Low RS232C1 Terminal List NN Signal Terminal CPU name at connection destination 1 N C 2 RXD P91 A1 KR7 RXDA1 SCLO02 3 TXD P90 A0 KR6 TXDA1 SDA02 4 Connected to Pin6 5 GND GND 6 Connected to Pin4 7 RTS P35 TIP11 TOP11 8 CTS P06 INTP3 9 N C Shell N C 12 7 LAN Controller LAN9115 LAN controller from SMSC is mounted on the board It can use Ethernet communication complying with IEEE802 3u 100BASE TX from 4 connector Connection Connection between CPU and LAN controller is shown below CPU Pin Name LAN9115 Name ree Direction A2 A8 gt 1 7 D0 D15 gt 00 015 nCS Active Low RD PCT4 gt nRD Active Low WRO PCTO gt nWR Active Low P99 nRESET Active Low INTP4 P913 lt IRQ Programmable 1 2 Reset of LAN Controller LAN controller can be reset using the P99 port 7 3 Access to the LAN Controller It is need to set external bus to separate mode for accessing to the LAN Controller LAN controller address is connected to CPU address on the 1bit shift So LAN controller resister mapped on skip over 2 Words 4Byte Also it cannot Byte access to LAN controller because nBE 0 and nBE1 signal make low level at the same timing The Chip Select AEN nADS of LAN controller uses the PCT6 port Please make the low level when access to LAN cont
15. ble for applications To make an LED on please set the output port LOW Signal name LED1 LED2 LED3 and LED4 Terminal CPU name at connection destination PDHO 16 1 PDH1 A17 PDH3 PDH3 A18 PDH2 2 0 LEDS PDH2 A19 Power LED LED5 is activated when the power supply is turned on 2 6 LED6 LED8 They show the status of LAN controller Displayed Name Function LED6 SPEED Speed Indication LED7 LINK Link amp Activity Indication LED8 F DUP Full Duplex Indication 2 7 JI It is power supply of CPU 1 2 Short 2 3 Short It supplies power from USB connected to USB1 connector It supplies power from external AC adapter 3 NWIRE1 Connector It is a connector for the N Wire emulator You can connect an emulator such as IE V850E1 CD NW N Wire emulator can be connected to NWIRE1 by soldering SICA2P20S connector from Tokyo Eletech and using SICA20I2P conversion adapter from Tokyo Eletech Please do the following setting when you connect N Wire emulator Bit1 2 3 4 of SW1 are turned off 10 4 Terminal list This is the terminal list for the extended connector CN1 on TK 850 JG2 NET CPU board is not mounted 1 terminal list HONDA CONNECTORS FFC 30BMEP1 Not mount Terminal CPU name at connection destination
16. ollowing settings when you connect N wire emulator Swi Bit 1 OFF Bit 2 OFF Bit 3 OFF Bit 4 OFF 2 1 5 The Bit5 of SW1 is to switch ON OFF of RS 232C level converter MAX3245 output When you use P90 and P91 port of CN1 extended connector you need to set the RS 232C level converter output to OFF by setting Bitd of SW1 to ON When you use the communication via RS 232C connector you need to set Bitd of SW1 to OFF SW1 Bit5 Operation 5 232 level converter status ON Output OFF OFF Output ON You can set the dotted arrow to off in the following chart MAX3245 MAX3245 D Sub9Pin Output OFF signal Connecter RS 232C level Serial Interface Connecter 3 3V level 2 1 6 Bit6 8 of SW1 is connected with the following terminals CPU Connect to GND by switch ON It becomes Low by switch ON and High by switch OFF Swi Bit 6 P79 Bit 7 P710 Bit 8 P711 2 2 SW2 SW3 SW 2 and SW 3 are push switches There are connecting to pull up resister It becomes Low while they are being pushed and It becomes High if the switch separate SW2 SW3 Signal name Terminal CPU name at connection destination SW2 P50 P50 TIQ01 KRO TOQ01 RTPOO 2 3 544 SW3 P51 P51 TIQ02 KR1 TOQ02 RTPO1 SW4 is the reset switch CPU can be reset by pushing 2 4 LEDI LED2 LED3 LED4 LED1 2 3 and 4 are availa
17. roller and If access ends make high level 13 8 SD card interface For accessing SD card use CSIBO SD card signal line CS CLK DataOut has buffer circuit for protecting CPU Set PDH4 to Low to enable the buffer output when accessing SD card You can control the power supply to SD card through P78 port Set P78 to Low to supply power to SD card Low level is entered to P04 INTP1 when SD card is inserted to SD card slot High level is entered when SD card is not inserted to SD card slot High level is entered to P77 port when SD card with write protected ON is inserted to SD card slot CN3 Low level is entered to P77 port when SD card with write protected OFF is inserted Connection about SD card is shown below Terminal CPU name Signal Name at connection Function Logic destination CS PDH5 Chip Select Active Low Data In SOBO P41 Data Input Active High CLK SCKBO P42 Clock Active High Data Out SIBO P40 Data Output Active High CD INTP1 P04 Card Detection Active Low WP P77 Write Protect Detection Active High SD Card Signal Line Active Low Effective Output SDPO P78 Output SD Card Power ON Active Low 14 9 Temperature sensor 10 CPU board has a temperature sensor for measure ambient of PWB board that is connecting to analog input P70 ANIO of CPU The temperature sensor outputs a voltage depending on the temperature
18. s ks wu we B3222220228000332222 2421312480 755355 3358888855 23583 33323 58585245555 33385 20 99923 2 2523868888 22898 omy 1805 97869 3892288288 Ban EOS Ce a DEUM HC 20323233 wo109 080SAisd 1 ed Ted ES PRETERE 2 98 22 EROSIVE Sd 8 EdINI 90d UE a 50 vo x 194 va INCONVI pie e 9858 Sod K aoas 0 N u dg T osao L osdLL 9d INVSL SL6d og 8 owav odinieo Ei sawoys Ss d ov wosezze mx xH us 8 SL L E 1now19 IWod E dius Koras3u Eg X samos dos 59 se DEI ne 71 EE 6 vd HUNTON CHWILA Fc ms 3 TuS T gt SY Bui tod aa EOE Q4 ONVI 95194 Koan vd 460 ONV 8 054 4 143uA 9 EE 1Qv r1 d Ld ck z v zidd SONO Old uso TEOLGLDIE3INO Qv 1 d O43 UAV 2 19005 55 2 A t 2223223 5 aan 333835755 588223933322333 s ts 5555999999 gt gt lt lt 2222222222 LSLS8s NERADA
Download Pdf Manuals
Related Search